Is this your business? Claim it to manage your IP and profile
Terminus Circuits' SerDes PHY supports diverse market segments including network communication, data storage, PC interconnect, and more. This resilient PHY solution is designed for low power and low latency, providing seamless interoperability with controllers, offering significant versatility for enterprise and commercial applications. By supporting high data rates and offering multiple lane configurations, it caters to a range of system requirements. This PHY features configurable parallel data rates, precise termination resistor control, and tight skew management, ensuring reliable performance across various protocols like 10GBase-KR, USB 3.1, and more. Additionally, features like multi-tap FIR equalization, comprehensive loopback modes, and ESD protection enhance its suitability for demanding environments. Aimed at reducing latency and power consumption while maximizing performance, this PHY is an excellent choice for applications demanding extensive interactivity and quick data processing. Key deliverables include Verilog descriptions, CDL netlists, design verification reports, and comprehensive integration support, supplying developers with tools needed for successful application in a broad spectrum of projects.
The Low Jitter Digital PLL from Terminus Circuits offers a versatile frequency synthesizer solution, capable of generating outputs at 1.25G, 2.5G, and 5G, meeting the demands of applications like USB 3.0/3.1 and WiFi transceivers. This synthesizer is recognized for its low jitter and quadrature outputs, ensuring reliable performance for high-speed digital communication. Its architecture includes Type II, 3rd order PLL design, features auto-calibration mechanisms that adjust for variations in temperature and processing conditions, and allows frequency settings via CSR registers. The system is engineered for minimal silicon usage, making it ideal for compact device integrations where space and power efficiency are critical. Deliverables include detailed GDS II layouts, integration notes, LEF abstracts, and Verilog models, equipping developers with comprehensive resources for implementing high-speed clock solutions in their designs. With an operating temperature range of -40 to 125 degrees Celsius, this PLL supports robust operation in both consumer and industrial environments.
PCIe, a standard for high-speed connectivity in embedded systems, leverages Serializer/Deserializer (SerDes) technology to achieve superior data throughput and reduced latency over traditional parallel bus systems. Terminus Circuits provides a PCIe PHY solution that supports PCIe 4.0, 3.0, and 2.0 protocols, engineered for energy efficiency, compactness, and high-speed interfaces to meet the demands of advanced computing environments. The PHY includes a comprehensive physical media attachment (PMA) hard macro, a physical coding sublayer (PCS), and a PIPE4.3-compliant soft macro, ensuring broad compatibility and performance. This PHY solution offers flexible configurations such as bifurcation and quadfurcation modes and features like a 3-tap Tx Finite Impulse Response (FIR) equalizer with multi-level de-emphasis, which optimizes signal integrity. The package also includes a CDR logic for enhanced data alignment, ESD structures for robust performance across varied environments, and internal/external loopback modes for testing and diagnostic purposes. Deliverables with this offering include user and integration guides, extensive design checks such as Layout Versus Schematic (LVS), and Design Rule Check (DRC) reports, ensuring a comprehensive support package for seamless adoption into customer systems.
USB 3.1, the latest iteration of the Universal Serial Bus standard, facilitates enhanced connectivity for electronic devices by delivering increased bandwidth and speed. Terminus Circuits' USB 3.1 PHY is engineered for rapid integration into SoCs and serves media storage, playback, and data transfer needs between personal computers and portable electronic gadgets. This PHY supports USB 3.0 as well, employing a physical media attachment (PMA) hard macro and a PIPE4.2-compliant soft macro to ensure seamless performance across applications. The USB 3.1 PHY offers versatile configurations, including quad and single-lane setups, with robust signal loss and receiver detection capabilities. It is also engineered for resilience, supporting up to 1-meter cable connections, and is built with an emphasis on low jitter and high-frequency operation powered by a 10GHz PLL. These features make it an excellent choice for applications requiring reliable, high-speed connections. Additionally, the PHY's architecture supports programmable multi-tap equalization and de-emphasis to maintain signal integrity over long distances. Terminus Circuits provides a comprehensive set of deliverables including netlists, timing libraries, and layout abstracts to aid in efficient integration into various products.
The MIPI M-PHY HS Gear 4 standard is a cutting-edge solution for high-performance mobile system applications, aligning with the MIPI protocol to support robust data transfer, storage, and communication across devices. This PHY from Terminus Circuits is tailored for efficiency, low power consumption, and space-saving integration, making it ideal for adopting advanced mobile technologies. Its modular design allows for adaptation to the evolving needs of system and application protocols, supporting a variety of upper-layer standards such as MIPI CSI-3, MIPI DigRF, and MIPI LLI. Key features of the MIPI M-PHY include dynamic signaling modes, squelch detection, automatic calibration of termination resistance, and modular power-down modes to ensure efficient operation under various workloads. The adaptable architecture facilitates high-speed data transfer with multi-lane compatibility and backward compatibility with previous gear versions, enabling flexible design options for mobile device manufacturers. The deliverables include schematic layouts, detailed integration notes, and liberty timings, providing a comprehensive framework for integrating the PHY into modern mobile systems. This solution is also notable for its scalability and ease of customization, supporting a wide range of operational scenarios from high-speed bursts to low-energy states.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
