Is this your business? Claim it to manage your IP and profile
The SMS SATA PHY IP is crafted to deliver flexible, low-power solutions that fully adhere to the SATA 1.0a and SATA II specifications, suitable for implementing high-performance storage interfaces. The PHY achieves this compliance through meticulous adherence to electrical standards, such as the SAS handshake for Out of Band (OOB) signaling. This IP can manage data transfers at both SATA I and SATA II rates, 1.5Gbps and 3.0Gbps, ensuring a broad application spectrum from desktop PCs to enterprise-level setups. Built with integrated digital OOB processors, K28.5 COMMA detectors, and comprehensive clock synthesis units, the SATA PHY accommodates various port and lane applications. Its ability to interface seamlessly with multiple Link & Transport Layer IP blocks renders it flexible and cost-effective for System-On-Chip environments. As the pivot towards Serial ATA continues, the IP's proficient integration and minimal footprint significantly streamline development efforts for new or updated SOC solutions, providing unmatched efficiency and reliability for modern storage architectures.
The SMS PCI-Express PHY IP is meticulously engineered to comply with PCI-Express Base Specification Revision 1.0a and the PIPE Specification, offering a scalable, low-power solution compatible with a variety of multi-lane applications. Distinguished by its complete PIPE compliance, this PHY includes integrated clock synthesis, facilitating superior power efficiency and modular implementation possibilities. Among its noteworthy attributes is a proprietary clock recovery architecture, ensuring unparalleled robustness in noisy environments, a frequent challenge in today's integrated circuits. The PHY is designed to be portable and flexible, extending support for configurations ranging from single lanes to extensive multi-lane architectures, up to a 32X design. SMS PCI-Express PHY IP also encompasses a fully verified implementation environment with comprehensive customer support for ASIC/SOC integration, enabling a seamless transition into any SOC simulation scenario. This technology furthermore underpins SMS's other high-speed connectivity cores like the Serial ATA (SATA) and USB PHY IPs, reflecting a cohesive strategy for managing connectivity needs across diverse computational platforms.
The SMS OC-3/12 Transceiver Core represents a pivotal advancement in SONET/SDH transceiver technology, designed to adhere to stringent jitter specifications using a novel deep sub-micron single poly CMOS design. The transceiver incorporates a fully integrated architecture, which features internal clock synthesis, precise clock recovery, wave shaping, and a low-jitter LVPECL interface. Its design complies with all relevant ANSI, Bellcore, and ITU jitter specifications, proving its applicability for use in complex multi-port customer SOC designs. This transceiver is adept at handling multiple integration scenarios on a single IC, making it suitable for sophisticated System-On-Chip applications. Advanced proprietary signal processing techniques embedded in the transceiver ensure effective clock recovery by providing on-chip noise filtering, a significant enhancement over existing solutions. As designed for multiple integration, it supports various selectable reference frequencies, boasting a customized CMOS architecture to precisely control jitter transfer, tolerance, and generation.
The SMS Fully Integrated Gigabit Ethernet & Fibre Channel Transceiver Core is a state-of-the-art solution embedded with advanced high-speed serial front-end features. This transceiver includes essential components such as high-speed drivers, robust clock recovery DLLs, and PLL architectures. An integrated Serializer/Deserializer (SERDES) unit and sophisticated data alignment capabilities ensure high-performance data transmission. A distinctive low jitter PECL and comma detect function enhance data integrity, making it a reliable choice for high-bandwidth data communications applications. Engineered for compliance with the IEEE 802.3z Gigabit Ethernet standards, this transceiver core supports full-duplex operations and employs a 10-bit controller interface for both receive and transmit data paths. The inclusion of programmable receive cable equalization diminishes the need for external components, thus streamlining the integration process into System-On-Chip (SOC) designs. The design prioritizes cost, power efficiency, and performs well over a diverse range of operating environments.
The SMS UTMI Compliant USB 2.0 PHY Core is a comprehensive solution offering full compliance with the latest USB 2.0 specifications. Notable for its full integration as a host, device, or OTG (On-The-Go) transceiver, this IP core features innovative clock recovery mechanisms specifically crafted for handling high-speed transmissions up to 480 Mbps. It also comprises state-of-the-art high-frequency PLLs and advanced high-speed transmitter and receiver functionalities, promoting seamless data transmission in high-speed and full-speed modes. Designed with support for both UTMI and UTMI+ specifications, this USB core integrates thoroughly with various system requirements, thanks to finely calibrated termination resistors and pulldown/pullup resistors, enabling host functions. The inclusion of functionalities such as data pulsing, SRP (Session Request Protocol), and VBus comparators ensures that the core meets comprehensive host and device transceiver implementations, maximizing its versatility for a host of connectivity applications.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
