Is this your business? Claim it to manage your IP and profile
The AES Encrypt/Decrypt 128/192/256 offering from Secantec presents a secure, efficient encryption solution catering to a wide array of security-critical applications. This IP provides flexible encryption levels, supporting 128, 192, and 256-bit key lengths. One of its standout features is the parallel processing of key calculation and data encryption, significantly reducing the number of clock cycles needed. Operating on an 8-bit primitive polynomial in the Galois Field, this asynchronous design underscores both power efficiency and low-latency performance. The encryption/decryption process is nimble, capable of completing within a single clock cycle if conditions are optimized. Targeting areas with stringent security needs, this encryption IP finds use in sectors demanding robust data protection mechanisms, including secure communications and sensitive data transmission. The architecture's flexibility and verified RTL ensure adaptability across various implementation environments.
Secantec's BCH Error Correcting Code offers a zero-latency solution designed for markets that demand high-fidelity data transmission and storage. Adopting a similar asynchronous and clock-free architecture to its other IP offerings, the BCH code performs operations purely through combinatorial logic, ensuring rapid encoding and decoding. This IP is especially suitable for environments where storage space is at a premium, as it requires no additional memory elements. It handles bit-level Galois Field operations effectively, making it an excellent choice for systems needing precise error control with minimal hardware overhead. Applications of the BCH ECC span across SSD controllers, optical communications, and any field that requires robust data integrity assurance amidst high-speed transfers. The IP's configurability allows it to tailor its error correction capabilities to meet specific industry needs, maintaining a balance between performance and resource conservation.
The Reed Solomon Error Correcting Code ECC provided by Secantec is ideal for high-speed, high-reliability data communications. This error correction code leverages a low-power, asynchronous design with no storage or clock requirements, making it efficient in terms of power usage and speed. It is designed to address both symbol errors and detect multiple uncorrectable symbol errors. This IP is fully configurable, able to handle a variety of error scenarios by adjusting its Galois Field operations according to different bit-widths and polynomial degrees. With separate encoders for each 't' value and a shared decoder for multiple error scenarios, the code provides a flexible yet robust approach for numerous applications. Applications for this technology are broad and include SSD controllers, space communications, optical systems, and high-speed communications. It is particularly beneficial in scenarios that demand rigorous error detection and correction in data storage systems as well as dynamic fault prevention in ASIC and FPGA designs.
The Reed Solomon Erasure Code by Secantec is a highly efficient solution designed for RAID and other storage applications, where the location of errors is known, but not the original data. This code is notable for its asynchronous and combinatorial gate-based operation, eliminating the need for clocks and storage elements like RAMs or Flip-Flops. It features a zero-latency encoding and decoding process, enabling it to swiftly recover erasures with minimal power consumption. The erasure code is configurable, with a symbol 'm' bit size suitable for Galois Field operations, and it can manage up to a maximum set of erasure positions. The design includes a sophisticated error correction capability, adaptable to application-specific requirements. Programmability extends to the number of error symbols correctable 't' and the number of symbols by which the code is shortened. This IP finds applications in data centers as a Data Processing Unit (DPU) for error correction, making it indispensable for environments requiring high fault tolerance and reliability. Its flexible design ensures that it can operate across different metrics of 'm', 't', and shortened code settings, optimized to meet performance and power efficiency benchmarks.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
