Is this your business? Claim it to manage your IP and profile
The Alcora V-by-One® HS Daughter Card is engineered to connect seamlessly with any FPGA development board equipped with high-speed transceivers, supporting advanced video applications with ease. This card supports amalgamation of two FMC cards, resulting in up to 16 lanes that can handle video resolutions as high as 4K at 120Hz or 8K at 30Hz. Versatile by nature, the Alcora card comes in two configurations: with either 51-pin or 41-pin headers, expanding its adaptability to various devices. It features two clock generators aimed at minimizing jitter in the recovered RX clock, thus ensuring reliable video transmission under high-speed operation conditions. V-by-One® HS, developed by THine Electronics, Inc., is a high-speed digital interface technology primed for the flat-panel display market. Its design easily supports the growing need for higher resolution and frame rate in modern displays, making it an ideal choice for high-definition video transmission projects. The Alcora daughter card enhances design flexibility and capability in developing next-generation video applications.
The Tentiva Video FMC board stands out as a sophisticated solution for advanced video processing needs, offering modularity for easy customization and expansion. This board includes two high-speed PHY slots that support data rates up to 20 Gbps, designed to facilitate communication between the board and a variety of PHY cards. The modular architecture allows developers to adapt to specific project requirements easily, inserting or removing PHY cards as needed. This design flexibility supports a variety of applications, ranging from standard video transmission to more intricate and diverse setups. Available PHY card options include DPT14X, DP14RX, eDP14TX, DP21TX, and DP21RX, facilitating operations across different DisplayPort versions. Designed for compatibility with FPGA development boards equipped with an FMC header, the Tentiva Video FMC integrates seamlessly with numerous boards from various manufacturers. Its versatility makes it a reliable choice for projects demanding high-speed video processing and transmission capabilities, keeping pace with evolving industry demands.
The DisplayPort 1.4 core stands out as an ideal solution for DisplayPort requirements. It is designed to be compact and easy-to-use, facilitating both source (DPTX) and sink (DPRX) functionalities. Notably, it supports link rates of 1.62, 2.7, 5.4, and 8.1 Gbps, making it compatible with a variety of link conditions. Additionally, it accommodates 1, 2, and 4 DP lanes, with native support for video via AXI stream interfaces. The IP's versatility extends to both Single Stream Transport (SST) and Multi Stream Transport (MST) modes, meaning it can manage dual and quad pixel clocks efficiently. This comprehensive solution supports secondary data packet interfaces essential for audio and metadata transport, maintaining its high performance across different video and color spaces. Its compatibility with various FPGA devices, including AMD's UltraScale+ and Artix-7, and Intel's Cyclone 10 GX, underscores its adaptability. Integration is simplified with a thin host driver and an intuitive API, thereby ensuring seamless implementation in diverse systems. Users who require further customization and control over the IP can access the source code on Parretto's GitHub. Detailed documentation supports developers through the features, configurations, and reference designs, ensuring that users can fully exploit the potential of this robust IP core.
The JPEG-LS Encoder by Parretto offers a highly efficient implementation of the JPEG-LS lossless image compression standard for FPGA applications. This encoder is noted for its superior performance in lossless compression tasks compared to alternatives like JPEG-2000, owing to its reduced resource requirements and minimized latency. One remarkable feature of this encoder is its ability to handle image sample depths ranging from 8 to 16 bits, delivering leading compression results without necessitating external memory. The encoder operates with less than one line of encoding latency, enhancing efficiency in processing high volumes of data swiftly. For developers seeking seamless integration into their systems, the JPEG-LS Encoder provides configurable output data word width and supports ultra-high definition formats. It allows pixel and data FIFO input/output or Avalon Streaming interface with back pressure, optimally balancing performance and compatibility with existing infrastructure. This makes it an advantageous choice for tasks requiring superior image compression in resource-constrained environments.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
