Is this your business? Claim it to manage your IP and profile
The NoC Bus Interconnect is designed to provide high performance and adaptability in SoC design. Utilizing the proprietary HyperPath technology, it achieves twice the performance of standard interconnects, all while maintaining low latency and high flexibility. It allows for seamless routing across different layers, supporting extreme speed and efficient power usage. The interconnect includes safety and security features such as ECC and at-speed BIST, ensuring reliability in system communications. Designed with architectural flexibility, it caters to a wide range of high-speed, low-power applications.
The DDR Memory Controller, also known as OMC, is engineered for optimal performance in next-gen SoCs, focusing on high utilization and minimal latency. With its proprietary out-of-order scheduling algorithm, the controller ensures over 90% DRAM utilization. It supports various DRAM types, facilitating integration with different PHYs and optimizing both area and power consumption. The architecture is designed to deliver maximum DRAM bandwidth while automating power management, making it ideal for applications demanding efficiency in both performance and power use.
The Neural Processing Unit (NPU) from OPENEDGES offers a state-of-the-art deep learning accelerator, optimized for edge computing with advanced mixed-precision computation. Featuring a powerful network compiler for efficient memory usage, it handles complex neural network operations while minimizing DRAM traffic. Its layered architecture supports modern algorithmic needs, including transformers, allowing for parallel processing of neural layers. The NPU provides significant improvements in compute density and energy efficiency, targeting applications from automotive to surveillance, where high-speed, low-power processing is critical.
The DDR PHY is designed to meet stringent demands in high-performance and low-power computing environments. Its mixed-signal architecture tackles challenges such as impedance drift and clock phase shifts, ensuring uninterrupted operation and efficient DRAM integration. Key features include programmable timing for flexibility, low latency in read/write operations, and tight integration with memory controllers to manage bandwidth effectively. The PHY supports multiple DRAM types, including LPDDR and GDDR variants, and is available across several process nodes, ensuring broad applicability for various design requirements.
The ORBIT Memory Subsystem is a highly integrated solution that combines interconnects, memory controllers, and PHYs to create a synergistic memory management environment. Primarily targeted at AI chips, it offers features like reduced latency, energy conservation, and broad DRAM protocol support, which are crucial for extending product lifecycles and increasing competitive edge. The product includes ActiveQoS technology that ensures low-latency memory access and optimal traffic management. By leveraging an automated configuration system, users can easily adapt the memory subsystem to diverse application requirements, making it a versatile solution for various market demands.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
