Is this your business? Claim it to manage your IP and profile
The Aeonic Power series offers on-die voltage regulation tailored for high-performance integrated circuits. It features scalable architectures optimized for the energy needs of digital cores, logic blocks, and chiplets. Featuring capabilities like per-core dynamic voltage and frequency scaling (DVFS) and static IR drop mitigation, it helps in significant energy use reductions. The solutions are designed for diverse power distribution scenarios, optimizing power delivery networks with robust noise suppression and adaptability.
This innovative system combines voltage droop mitigation with fine-grained DVFS capabilities in a single integrated solution. Its exceptional observability stems from advanced telemetry features that provide critical insights into voltage behavior for optimized silicon management. Utilizing standard-cell design, it effectively responds to droop events with unprecedented speed, reducing voltage margins and enhancing power savings for system-on-chips (SoCs). This solution is robust across different process technologies, ensuring consistency in performance and feature reliability.
The Aeonic Insight delivers advanced on-die telemetry for SoCs, allowing for actionable insights into power grids, clock health, and silicon security. Suitable for applications ranging from data centers to automotive systems, it features programmability and process portability, ensuring high efficiency and scalability through advanced process technologies. It integrates seamlessly with third-party analytics platforms through industry-standard interfaces.
Aeonic Generate is a family of digital phase-locked loop (PLL) solutions designed for SoCs demanding high reliability. It provides area-efficient clock generation with unique features like fine-grained droop response and distributed clocking. Offering unparalleled observability, these solutions operate effectively from standard power supplies and are almost eight times smaller than traditional fractional PLLs. The process-portable design ensures easy adaptation across advanced technologies.
The Adaptive Clocking System is designed to enhance clock signal integrity and distribution within SoCs. It leverages advanced techniques to adaptively manage clock frequency and phase, optimizing timing performance and power efficiency. The system provides high levels of observability, allowing for superior control over clock variances and supporting robust debugging and monitoring features. Its modular architecture ensures it can be tailored to specific semiconductor process requirements while supporting a seamless synthesis across nodes.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
