Is this your business? Claim it to manage your IP and profile
Targeted for embedded applications, the IPM-NVMe Host IP core by IP-Maker effectively manages the NVMe protocol on the host side, negating the need for a CPU. This IP core is perfect for applications that demand high data throughput without the luxury of space, power, and cost allowances for an expensive processor. With the ability to handle 1+ million IOPS, the NVMe host is exceptionally well-suited for recorder and video applications. Its architecture, optimized for FPGA designs, incorporates essential elements for NVMe command processing, memory configuration, and data transfer, ensuring low latency and high efficiency. Supporting PCIe Gen up to 3x8, this IP core makes integration straightforward and effective, quick to implement within your system thanks to the pre-validated design and support resources available. Its capacity to operate independently of PCIe interrupts further streamlines the data flow, making it a versatile component for modern storage solutions.
The IPM-NVMe Device offers a high-performance NVMe solution ideal for PCIe-based storage systems. Engineered to enhance data transfer without burdening the host CPU, this design incorporates NVMe specifications to manage data flow efficiently. This strategic offloading facilitates high-speed operations suitable for demanding applications that require full hardware acceleration. UNH-IOL NVM Express compliant, this IP supports multiple PCIe generations, ensuring ultra-low latency and high data throughput. Its architecture is optimized for energy efficiency, making it a viable option for various power-sensitive devices. As part of a comprehensive set, it supports up to 65,536 I/O queues and features robust queue management. With extensive support for commands and configurations, it's well-suited for both standard and custom implementations in PCIe SSDs. It is equally applicable to consumer and enterprise devices, facilitating efficient processes with a focus on advancing functionalities like NVRAM and persistent memory technologies.
IP-Maker's BCH Encoder/Decoder IP core is designed to enhance the reliability and lifespan of NAND Flash-based storage by correcting errors in data writes. Incorporating the BCH algorithm, this core supports up to 76 error-bits per block, ensuring data integrity during storage reads and writes. This capability is crucial for maintaining performance and accuracy in data-intensive applications. The core's customization options enable optimization for different use scenarios, balancing between latency and gate count. In FPGA and ASIC designs, the IP is highly configurable, allowing specifications adjustments such as block size and data throughput. This makes it adaptable for various application scales, from small IoT devices to large data centers. Delivered as Verilog RTL with synthesis scripts and technical documentation, the BCH core simplifies development and integration processes. Fully tested in both simulated and hardware environments, it brings great reliability to storage solutions, reducing time-to-market and ensuring a smooth development cycle for OEMs.
The Universal NAND Flash Controller (UNFC) by IP-Maker is engineered to handle various NAND flash technologies used in enterprise storage. Designed to interface seamlessly with enterprise environments, this controller supports ONFI standards, ensuring compatibility with multiple NAND flash versions. The controller is equipped to enhance the reliability and bandwidth of storage solutions, making it particularly suitable for applications needing high IOPS with cost-efficient SLC, MLC, and TLC NAND memory. Integration is streamlined through multiple back-end interfaces like AXI, Avalon, and RAM, which makes it adaptable for different FPGA and SoC applications. The configurable nature of this controller includes options for spare size and dynamic channel-based addressing, allowing great customization flexibility. It supports various modes from SDR to NVDDR-3, ensuring high performance across a wide range of operating conditions. The UNFC also incorporates extensive error correction code (ECC) capabilities, supporting up to 84-errors per 1k block. Its design reduces the time needed to bring storage solutions to market by providing validated IP cores that simplify system integration. Alongside Verilog RTL source code, users receive comprehensive technical documentation and support, bolstering development efforts.
The IPM-NVMe2NVMe provides a reference design for NVMe to NVMe data transfers, leveraging NVMe offload technology to enhance performance and flexibility in storage management. This solution is optimized for FPGA implementations, where it allows significant configurability in terms of host interfaces and processing capabilities. Supporting ultra-low latency and very high throughput standards, it integrates additional functionalities including storage management features like encryption and RAID. This flexibility makes the IP core adaptable for varied storage strategies, from basic capacity aggregation to complex multi-namespace configurations. Whether used for high redundancy or performance-focused applications, the IPM-NVMe2NVMe design promotes a balanced approach to storage solutions, facilitating efficient data transfer and storage management across diverse system architectures. It is ideal for developing computational storage solutions, with options for integrating advanced processing capabilities such as key-value stores and search engine functionalities.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
