Is this your business? Claim it to manage your IP and profile
Eliyan’s NuLink technology revolutionizes die-to-die connections in the semiconductor landscape by delivering robust performance and energy efficiency using industry-standard packaging. The NuLink PHY is designed to optimize serial high-speed die-to-die links, accommodating custom and standard interconnect schemes like UCIe and BoW. It achieves significant benchmarks in terms of power efficiency, bandwidth, and scalability, providing the same benefits typical of advanced packaging techniques but within a standard packaging framework. This versatility enables broader cost-effective solutions by circumventing the high cost and complexity often associated with silicon interposers. NuLink Die-to-Die PHY stands out for its integration flexibility, supporting both silicon and organic substrate environments while maintaining superior data throughput and minimal latency. This innovation is particularly beneficial for system architects aiming to maximize performance within chiplet-based architectures, allowing the strategic incorporation of elements such as high-bandwidth memory and silicon photonics. NuLink further advances system integration by enabling simultaneous bidirectional signaling (SBD), doubling the effective data bandwidth on the same interface line. This singular feature is pivotal for intensive processing applications like AI and machine learning, where robust and rapid data interchange is critical. Eliyan’s NuLink can be implemented in diverse application scenarios, showcasing its ability to manage large-scale, multi-die integrations without the customary bottlenecks of area and mechanical structure. By leading system designs away from vendor-specific, cost-prohibitive supply chains, Eliyan empowers designers with increased freedom and efficiency, further underpinning its groundbreaking role in die-to-die connectivity and beyond.
Eliyan’s NuLink technology extends its innovation to die-to-memory connections, providing unmatched bidirectional signaling, which maximizes bandwidth efficiency and system performance on standard and advanced packaging platforms. The NuLink die-to-memory PHY supports advanced communication for memory-intensive applications, utilizing transceivers that operate in bidirectional mode, adapting based on the memory activity, either as sender or receiver. The technology caters to memory connections that require quick switching between operations, such as read and write, and dramatically enhances memory integration capabilities using the Universal Memory Interface (UMI) proposals. This supports seamless pairing of an ASIC with a variety of memory chip configurations, including DDR and HBM, leveraging the versatility of dynamic half-duplex transceivers. This capability significantly augments memory traffic handling, doubling the bandwidth potential on memory lanes, even when using cost-efficient standard packaging substrates. Moreover, Eliyan's proposition for broader adoption within industry standards suggests replacing traditional DRAM PHYs and controllers with more efficient configurations using NuLink PHYs. Consequently, this not only optimizes the ASIC design by saving power and space but also positions Eliyan’s solutions as a pillar for advancing chiplet-based architectures, particularly in high-demand applications like AI, automotive, and telecommunication markets.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
