Find IP Sell IP Chip Talk About Us Contact Us
Log In

Eliyan

Eliyan is a pioneering player in the semiconductor industry with a focus on breakthrough technology to enable high-performance and energy-efficient systems. The company's PHY technology, NuLink™, empowers the development of super large System-in-Packages (SiPs) utilizing Standard Packaging. This innovation significantly boosts AI performance by mitigating what is known as 'The Memory Wall', a barrier in data processing applications. Through strategic partnerships and investments, Eliyan is on a trajectory to overhaul the norms of multi-die interconnect technology. Eliyan's technological advancements are drawing attention in the semiconductor sector as they promise to make multi-die chip designs more appealing. By concentrating on power and bandwidth optimization, Eliyan is pioneering efforts in redefining the boundaries of chiplet technology. Notable analysts and industry leaders have recognized their efforts for achieving superior performance metrics. The firm has delivered a groundbreaking PHY solution capable of 64Gbps transmission rates, realized in advanced process nodes such as 3nm. This exemplifies Eliyan’s commitment to pushing the boundaries of conventional semiconductor technologies. As the company continues to expand, it has secured substantial backing from prominent industry players, enhancing its position at the forefront of semiconductor innovation. Read more

Is this your business? Claim it to manage your IP and profile

2
IPs available

NuLink Die-to-Die PHY for Standard Packaging

Eliyan’s NuLink Die-to-Die (D2D) PHY technology is designed to revolutionize the interconnection of chiplets using industry-standard packaging techniques. This technology offers low power consumption while maintaining high-performance metrics, seamlessly integrating into both standard and advanced packaging options. Eliyan's D2D IP allows for significant flexibility in application design and reduces the dependency on complex silicon interposer technologies. By using standard organic/laminate packages, the NuLink technology enhances system-level design optimizations, cost savings, and thermal performance. Support for numerous industry standards, including UCIe and BoW, ensures a versatile application in a wide array of semiconductor designs. The tailored PHY IP cores facilitate the incorporation of high-bandwidth interconnected systems within ASICs without the necessity of proprietary packaging methods. With up to 64 data lanes and bump map layouts adaptable to specific protocols, the NuLink D2D PHY exemplifies adaptable technology suitable for various semiconductor applications. This unique approach allows for greater design flexibility, mixing and matching chiplets with different dimensions, which is particularly beneficial in applications involving high bandwidth and low latency requirements. The ability of the NuLink D2D technology to deliver interposer-like bandwidth and power without high-cost advanced packaging makes it a remarkable solution in cutting-edge chip design.

Eliyan
22 Views
All Foundries
4nm, 7nm
AMBA AHB / APB/ AXI, D2D, MIPI, Network on Chip, Processor Core Dependent
View Details Datasheet

NuLink Die-to-Memory PHY Products

Eliyan's NuLink Die-to-Memory (D2M) PHY technology enables robust communication between logic dies and memory dies using standard packaging solutions. By offering high-speed data transfer rates and low latency operations, this technology is critical in overcoming traditional memory wall challenges in advanced computing systems. The technology supports seamless, high-efficiency interconnects creating a perfect synergy between computational and memory components within a single package. As opposed to conventional unidirectional solutions, the D2M technology from Eliyan provides a bidirectional data flow in a low-power, high-performance framework. This increases the throughput efficiency enabling intensive data-driven applications to optimize their processing cycles effectively. Additionally, the NuLink D2M PHY supports configurable bump map layouts, facilitating seamless integration into various industry-standard protocols and enhancing its adaptability for different design architectures. This solution is engineered for situations where separation between high-temperature processors and heat-sensitive memory components is crucial. It achieves interposer-like performance levels without the cost implications of advanced silicon interposer technologies, making it ideal for scalable high performance applications demanding extensive memory interaction.

Eliyan
20 Views
All Foundries
4nm, 7nm
D2D, DDR, HBM, MIPI, Other
View Details Datasheet
Sign up to Silicon Hub to buy and sell semiconductor IP

Sign Up for Silicon Hub

Join the world's most advanced semiconductor IP marketplace!

It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!

Switch to a Silicon Hub buyer account to buy semiconductor IP

Switch to a Buyer Account

To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.

Add new company

Switch to a Silicon Hub buyer account to buy semiconductor IP

Create a Buyer Account

To evaluate IP you need to be logged into a buyer profile. It's free to create a buyer profile for your company.

Review added

Claim Your Business

Please enter your work email and we'll send you a link to claim your business.

Review added

Claim Email Sent

Please check your email for a link you can use to claim this business profile.

Chat to Volt about this page

Chatting with Volt