Is this your business? Claim it to manage your IP and profile
Eliyan's NuLink Die-to-Die PHY technology represents a significant advancement in chiplet interconnect solutions. Designed for standard packaging, this innovative PHY IP delivers robust high-performance with low power consumption, a balance that is crucial for modern semiconductor designs. The NuLink PHY supports multiple industry standards, including the Universal Chiplet Interface Express (UCIe) and Bunch of Wires (BoW), ensuring it can cater to a wide range of applications. A standout feature of the NuLink PHY is its simultaneous bidirectional (SBD) signaling capability, which allows data to be sent and received over the same wire at the same time, effectively doubling bandwidth. This makes it an ideal solution for data-intensive applications such as AI training and inference, particularly those requiring ultra-low latency and high reliability. The technology is also adaptable for different substrates, including both silicon and organic, offering designers flexibility in their packaging approaches. NuLink's architecture stems from extensive industry insights and is informed by Eliyan’s commitment to innovation. The platform provides a power-efficient and cost-effective alternative to traditional advanced packaging solutions. It achieves interposer-like performance metrics without the complexity and cost associated with such methods, enabling operational efficiency and reduced time-to-market for new semiconductor products.
The NuLink Die-to-Memory PHY products offer a revolutionary approach to memory interface design, utilized in cutting-edge semiconductor applications. These products bring together low-power consumption and high-performance metrics, crucial for managing increasingly complex memory requirements. The dynamic architecture allows NuLink to handle both high-density and high-bandwidth memory configurations, promoting versatility in design aspects. NuLink's D2M technology supports bidirectional transceivers, capable of swiftly switching between transmitting and receiving modes, optimizing bandwidth without the necessity for separate read/write lanes. This feature significantly enhances data throughput, ensuring efficient memory access for applications like high-bandwidth memory (HBM) interfaces on standard organic substrates. One of the key advancements of NuLink is its capacity to deliver substantial bandwidth improvements while reducing costs associated with traditional memory PHY designs. The integration of the Universal Memory Interface (UMI) concept is testimony to its innovation, allowing seamless connectivity for various DRAM technologies, thereby simplifying the design process and enabling broad system compatibility.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.