Is this your business? Claim it to manage your IP and profile
The Load Unload FFT Core is engineered for applications where minimal memory usage is critical, especially applicable in ASIC solutions. It features distinct cycles for loading, processing, and unloading data efficiently, making it ideal for scenarios demanding minimal configuration memory to keep ASIC area requirements low. It supports various configurations with 1, 2, or 4 butterfly setups, and includes optional input buffers to facilitate continuous data applications. This flexibility supports both fixed and floating-point mathematical operations, with run-time options to select length and direction, ensuring adaptability to diverse processing environments. Designed for environments where low memory overhead is essential, this IP core demonstrates the capability to manage significant processing tasks effectively with optimized resource usage, making it suitable for high-performance computational applications.
The Mixed Radix FFT is designed to handle FFT calculations that do not align with power-of-2 sizes, utilizing factors such as radix-2, 3, 5, or 7. This approach is vital for applications requiring non-standard FFT lengths, often found in digital communications like LTE OFDM. Dillon Engineering's solution provides a balance of serial and parallel FFT engines to achieve continuous data throughput and performance optimization. The architecture supports both fixed and floating-point operations, with tuning flexibility to adapt to internal or external memory constraints. A robust, scalable design supports various lengths through a pipelines structure, ensuring effective integration across varying project needs. The core addresses latency concerns and offers the versatility required for a broad array of demanding processing environments.
The 2D FFT IP Core is specialized for image processing applications, requiring the comprehensive processing of data across two dimensions. This involves performing FFT transformations on both the rows and columns of the data set, thus entailing in-depth understanding of chip and memory architectures. Effective 2D FFT implementations must consider throughput, scaling, and memory interfacing, balancing these factors to optimize performance. With the capability of continuous processing across variable lengths, this core efficiently utilizes on-chip and off-chip memories to maintain effective data flow. Designed for optimal performance, the core manages dual transforms with high throughput rates, leveraging either internal or external memory architectures. It's configured to extract maximum efficiency from available resources, providing a stable solution for complex image transformation applications.
The Pipelined FFT Core provides consistent throughput in data processing, operating effectively across diverse applications. Perfect for low-memory footprint environments, it supports any radix-2 length, with variable runtime transformation length selections. Operating in FPGA and ASIC systems, the core is particularly resource-efficient, making it suitable for ASIC applications where silicon area conservation is priority. It supports efficient decimation schemes like DIF and DIT, offering flexibility in data input and output ordering. Boasting clock rates up to 400MHz, especially in Virtex-5 platforms, it optimizes processing through streamlined butterfly structures, processing one point per clock cycle with minimal memory consumption. Its efficient memory usage makes it an optimal solution for continuous and real-time data processing challenges.
The UltraLong FFT is designed to manage FFT lengths that exceed the internal memory capabilities of FPGA or ASIC devices. When memory usage surpasses on-chip memory limits, the algorithm effectively partitions an N-length transform into smaller N1 and N2 FFTs. This entails three transpose operations in external memory and a subsequent rotation stage to achieve the desired transformation. To optimize continuous data throughput, the design utilizes separate banks of memory and distinct FFT cores for the N1 and N2 transformations. The architecture allows for numerous design configurations, providing flexibility in terms of memory bank sharing and FFT core utilization. This adaptability is crucial for handling varying performance requirements and conserving logic resources where practical. Performance is primarily dictated by the bandwidth of the external memory used. Technologies like QDR SRAM offer the highest throughput, while DDR SDRAM enables the processing of more extended FFT lengths. Each UltraLong FFT core is configured to maximize efficiency based on the available memory architecture, ensuring high performance for data-intensive applications.
The Parallel FFT IP Core is renowned for its efficient architecture, providing rapid processing for short-length FFTs. Designed for extreme speed and low power consumption, this core can handle FFT lengths from 4 to 64 points, utilizing optimized butterflies and reduced logic from constant twiddle factors. Capable of ultra-high performance, it facilitates data throughput with a potential exceeding 25 GSPS, depending on the FPGA used, such as the Virtex-5. This core processes N points per clock cycle, allowing for asynchronous operation across unlimited pipeline stages. It supports multiple configurations to maximize architectural efficiency, particularly for short FFT lengths in FPGAs. The core's architecture, including widely used building blocks like multipliers and DSP slices, ensures optimal logic usage, benefiting from minimal memory constraints.
The AES Crypto IP Core from Dillon Engineering is a comprehensive solution adhering to the Advanced Encryption Standard (AES), as specified by FIPS 197. This core offers adaptability for both encryption and decryption tasks, supported by multiple operation modes such as ECB, CBC, CFB, OFB, and CTR. Developed using the ParaCore Architect utility, this core is flexible in its application, easily customizable to meet specific performance or area requirements. It ensures high data throughput up to 12.8 Gb/s with several configurations available to balance throughput against silicon area in FPGA or ASIC implementations. The IP supports dynamic key changes without impacting throughput, providing an effective balance of security and performance. It is available in both generic HDL and targeted EDIF formats, ensuring seamless integration within a range of project frameworks, equipped with a full testbench for validation.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
