Is this your business? Claim it to manage your IP and profile
The 2D FFT from Dillon Engineering efficiently handles two-dimensional data transformation applications. It is particularly beneficial in scenarios where large-scale data analysis and image processing tasks require swift execution. The core exemplifies Dillon's expertise in enhancing processing speeds while maintaining high-quality output, making it indispensable for projects involving complex two-dimensional signal processing. Dillon's 2D FFT is designed to operate with internal or external memory configurations, supporting high throughput and flexibility in memory management. By utilizing dual FFT engines, it ensures efficient handling of horizontal and vertical data streams, making it suitable for tasks involving multidimensional data like images or video streams. This FFT Core is highly adaptable due to its flexible architecture enabled by the ParaCore Architect™ tool, which ensures that it can be easily customized to meet specific design and performance criteria. Thus, Dillon's 2D FFT stands as a crucial component for developers seeking to incorporate effective, reliable, and fast two-dimensional FFT processing into their systems.
Dillon Engineering's Pipelined FFT Core is designed to streamline continuous data transformations with minimal memory usage. This architecture is optimal for low-latency applications where consistent data flow and smooth signal processing are required, making it an essential solution for environments where real-time performance is critical. The core features a single butterfly per rank pipeline structure, allowing for continuous data processing without significant delays. The incorporation of both fixed and floating point operations enhances its versatility, catering to a broad spectrum of industry needs. Its design supports innovative synchronization methods that ensure data consistency and accuracy throughout the operational cycle. Employing Dillon's advanced ParaCore Architect™, the Pipelined FFT delivers enhanced customizability, adapting swiftly to different architectures and design requirements. This makes it particularly suitable for applications involving real-time data analytics and signal processing where efficiency and precision are priorities. Its streamlined approach and minimal resource reliance mark it as a choice component for sophisticated digital systems.
The UltraLong FFT is a cutting-edge solution offered by Dillon Engineering, ideal for applications necessitating extensive data processing capabilities. The IP Core is optimized to cater to FPGA and ASIC platforms, achieving exceptional throughput by leveraging external memory resources. With a focus on overcoming limitations posed by memory bandwidth, this core seamlessly handles high-volume data processing tasks, ensuring smooth performance across varying environments. Dillon Engineering's UltraLong FFT Core integrates perfectly into systems demanding high-speed data transformations. It employs a combination of dual FFT engines, working in tandem to deliver frequencies at renowned speed levels. Particularly potent for handling intricate computations, this FFT implementation holds potential for a diverse range of applications, spanning from scientific analysis to real-time signal processing. Designed with flexibility in mind, the UltraLong FFT Core can be adapted to different architectural requirements. Its parameterization ability, using Dillon's ParaCore Architect™ tool, empowers designers with the customization options needed for specialized implementations. Combined with its practical approach to leveraging hardware resources, it forms a robust component in the cutting-edge digital processing toolkit.
Dillon Engineering offers the Mixed Radix FFT to address the need for flexible FFT length support beyond traditional radix-2 implementations. This IP Core is particularly adept at handling lengths that are non-standard, employing combinations such as radix-3, radix-5, and radix-7. Its versatility makes it a powerhouse for computations that demand varying resolution and bandwidth adjustments. This core is designed to smoothly transition across numerical lengths, supporting diverse algorithmic structures and maintaining high performance across different operating conditions. Suitable for FPGA and ASIC targets, it ensures rapid signal processing capability and meets the specific demands of complex applications that need custom FFT length adjustments. Through Dillon's innovative ParaCore Architect™, developers can easily tailor the Mixed Radix FFT to align with their project needs, ensuring a high degree of customization and operability. The core's emphasis on adaptability and performance positions it as an essential asset for advanced digital analysis and high-speed data conversions.
Dillon Engineering's Load Unload FFT is engineered for environments requiring dynamic loading and unloading of data streams. This FFT Core's design allows for seamless data throughput, optimizing cycle efficiency within tightly defined performance parameters. It's particularly effective for applications in data stream management within FPGA and ASIC systems, creating an optimal solution for industries focusing on complex algorithm management. Leveraging Dillon's ParaCore Architect™ technology, this FFT Core offers modular adaptability, supporting both fixed and floating-point operations. This capacity to switch between data types makes it an attractive choice for developers needing flexibility in processing methodologies. Its lightweight architecture ensures minimal resource consumption while maintaining high operation speeds. The Load Unload FFT Core caters to developers who require a balance between flexibility and unyielding performance. This makes it ideal for real-time processing applications, where quick data transitions are essential. Dillon Engineering's focus on creating a process-efficient design ensures that this FFT variant meets the high demands set by modern, data-intensive applications.
The AES Crypto solution from Dillon Engineering offers a robust platform for secure data encryption and decryption operations compliant with the Federal Information Processing Standard (FIPS) 197. Utilizing Dillon's advanced ParaCore Architect™ technology, this IP Core can be easily tailored to fit varying application requirements, rendering it versatile for multiple industry uses. This AES core supports different operational modes as per NIST specifications, such as ECB, CBC, CFB, OFB, and CTR, providing a comprehensive suite of encryption capabilities. Its adaptability makes it suitable for both FPGA and ASIC implementations, allowing developers to meet specific security and performance needs seamlessly. Designed for maximum throughput, Dillon's AES Crypto solution ensures that data processing speeds up to 12.8 Gb/s are achievable, without compromising on security. The architecture allows for dynamic key changes without affecting data throughput, offering a flexible solution for complex data environments that prioritize security and efficiency.
The Parallel FFT by Dillon Engineering is designed to maximize performance through simultaneous processing pathways. This IP Core capitalizes on the power of concurrent data handling, facilitating enhanced processing speeds essential for high-demand environments. Its application is particularly suitable for scenarios that demand substantial data manipulation, such as digital signal processing and large-scale analytical computations. Constructed to perform efficiently within FPGA and ASIC frameworks, the Parallel FFT is highly adaptable to various system architectures. Its dual-core setup enables simultaneous FFT computations, drastically improving throughput while reducing operational latency. This approach is supported by Dillon's proprietary ParaCore Architect™ technology, which ensures that the core integrates effectively across different platforms. Parallel FFT's robust design caters to users seeking to optimize computational resources and achieve superior data handling speeds. This core's ability to manage significant data flow in a parallel manner enhances its utility in applications that require swift and reliable signal transformations. Hence, it stands as an essential tool for developers targeting high-performance data processing solutions.
Dillon Engineering's Floating Point Library is a sophisticated IP Core offering comprehensive support for IEEE 754 floating point operations. Designed to ensure precision and efficiency, this library is suitable for a variety of applications requiring high precision calculations, including those in scientific computing and digital signal processing domains. Built using Dillon's innovative ParaCore Architect™, this core is highly parameterized, allowing fine-tuning to match application needs. The library supports both single and double precision operations, with optional support for IEEE 754 special cases, enhancing its adaptability to varying project requirements without unnecessary logic consumption. Developers can integrate these floating-point library modules into VHDL or Verilog environments, benefiting from the ease of use and the library's capability to perform hardware-based floating-point calculations. Dillon's approach ensures that the Floating Point Library utilizes only the logic necessary for the application, making it a versatile component for systems where computational efficiency is paramount.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
