Is this your business? Claim it to manage your IP and profile
TimeServoPTP extends the remarkable features of the TimeServo timer by complying fully with the IEEE 1588v2 PTP standards. This implementation as an ordinary clock slave for FPGA improves operational precision with synchronization mechanisms that communicate effectively with external network time sources. Supporting both one-step and two-step synchronization, TimeServoPTP facilitates accurate delay requests and enables robust timekeeping in networked environments. This IP is especially vital for applications demanding precise time distribution and synchronization, making it indispensable for systems where timing integrity is critical.
Arkville Data Mover facilitates seamless data transfer between FPGA logic and host memory, achieving rates of up to 480 Gbps. It serves as a high-performance conduit between a host's memory and FPGA fabric, optimizing CPU usage by minimizing unnecessary data transfers. This IP core supports industry-standard APIs and RTL interfaces, allowing software engineers and hardware engineers to effortlessly integrate it into their systems. Its design ensures enhanced data handling efficiency and lower latency, making it ideal for high-throughput applications in sophisticated FPGA deployments.
The UDP Offload Engine is designed to optimize data throughput by supporting multiple Ethernet speeds up to 400 GbE. It offloads the UDP protocol stack to FPGA hardware, freeing CPU resources and increasing data transfer rates. This IP core includes features like checksum, segmentation, and reassembly, with added support for multicast selection via IGMPv2. The integration allows for seamless interoperability across different networking environments, offering high efficiency and capability to handle large UDP packets. It's ideally suited for network applications demanding high-speed data processing and minimal latency, ensuring compatibility with a variety of industry-standard FPGA Ethernet MACs.
ARDSoC is tailored for ARM-based SoCs and enables users to conserve ARM processor cycles by bypassing traditional Linux network stacks. It adopts DPDK technology for embedded systems, specifically designed to enhance the MPSoC PS/PL architecture by providing an embedded solution that reduces power consumption and latency while maintaining robust performance. ARDSoC allows for the execution of existing DPDK programs with minimal adjustment, thus reducing the overall cost of ownership and operational latency. Its features include sub-microsecond latency and zero-copy DPDK coherent memory structures, ensuring high throughput and minimal data loss. Ideal for embedded protocol bridges and cloud-edge devices, ARDSoC optimizes packet processing for various applications.
The TimeServo system timer IP core offers sub-nanosecond resolution and sub-microsecond accuracy, perfect for FPGA applications needing precise timing mechanisms. It is specifically designed for line-rate independent packet timestamping, though its applications are broader, addressing high-resolution timing requirements. Featuring a PI-DPLL, TimeServo synchronizes with an external PPS signal to achieve exceptional syntonicity. Additionally, its IEEE-1588v2/PTP capabilities allow it to operate as a fully compliant ordinary slave device without host interaction, ensuring seamless timing operations across systems. TimeServo's configurability allows for flexible clock domains, making it adaptable to varied FPGA-based applications.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.