All IPs > Wireless Communication > Digital Video Broadcast
The Digital Video Broadcast (DVB) semiconductor IP category comprises an array of IP cores specifically tailored to facilitate reliable and efficient video broadcasting over wireless communication networks. As the demand for high-quality video content continues to rise, the need for robust broadcasting solutions that can handle diverse environments and large audiences becomes crucial. Our collection includes IPs that cater to emerging and established digital broadcasting standards, ensuring versatility and compliance with international specifications.
These semiconductor IPs empower developers to integrate advanced video broadcast capabilities into their next-generation wireless communication products, such as set-top boxes, digital televisions, and mobile broadcasting devices. By leveraging state-of-the-art modulation and error correction techniques, our DVB semiconductor IP offerings streamline the delivery of high-definition and standard-definition video content over various frequencies and platforms. This inclusivity is crucial for manufacturers aiming to capture a broad market share across different regions and user bases.
Moreover, our DVB semiconductor IP solutions are designed with scalability and adaptability in mind. They enable easy integration into diverse broadcasting systems, supporting functionalities such as video encoding, multiplexing, and transmission over wireless channels. This adaptability not only shortens the development cycle but also ensures that the products remain future-proof, allowing manufacturers to deliver cutting-edge features to end-users without extensive redesigns.
Whether you are developing a niche video broadcasting application or a mainstream media distribution product, our Digital Video Broadcast semiconductor IPs provide the essential building blocks needed to ensure high performance, reliability, and compatibility. With a focus on innovation and efficiency, these IPs help you meet the stringent requirements of modern wireless broadcast environments, paving the way for the next wave of digital media consumption experiences.
The 2nd Generation Akida builds upon BrainChip's neuromorphic legacy, broadening the range of supported complex network models with enhancements in weight and activation precision up to 8 bits. This generation introduces additional energy efficiency, performance optimizations, and greater accuracy, catering to a broader set of intelligent applications. Notably, it supports advanced features like Temporal Event-Based Neural Networks (TENNs), Vision Transformers, and extensive use of skip connections, which elevate its capabilities within spatio-temporal and vision-based applications. Designed for a variety of industrial, automotive, healthcare, and smart city applications, the 2nd Generation Akida boasts on-chip learning which maintains data privacy by eliminating the need to send sensitive information to the cloud. This reduces latency and secures data, crucial for future autonomous and IoT applications. With its multipass processing capabilities, Akida addresses the challenge of limited hardware resources smartly, processing complex models efficiently on the edge. Offering a flexible and scalable IP platform, it is poised to enhance end-user experiences across various industries by enabling efficient real-time AI processing on compact devices. The introduction of long-range skip connections further supports intricate neural networks like ResNet and DenseNet, showcasing Akida's potential to drive deeper model efficiencies without excessive host CPU calculation dependence.
The NaviSoC is a cutting-edge system-on-chip (SoC) that integrates a GNSS receiver and an application processor on one silicon die. Known for its high precision and reliability, it provides users with a compact and energy-efficient solution for various applications. Capable of supporting all GNSS bands and constellations, it offers fast time-to-first-fix, centimeter-level accuracy, and maintains high sensitivity even in challenging environments. The NaviSoC's flexible design allows it to be customized to meet specific user requirements, making it suitable for a wide range of applications, from location-based services to asset tracking and smart agriculture. The incorporation of a RISC-V application microcontroller, along with an array of peripherals and interfaces, introduces expanded functionality, optimizing it for advanced IoT and industrial applications. Engineered for power efficiency, the NaviSoC supports a range of supply voltages, ensuring low power consumption across its operations. The chip's design provides for efficient integration into existing systems with the support of a comprehensive SDK and IDE, allowing developers to tailor solutions to their precise needs in embedded systems and navigation infrastructures.
XDS serves as an all-encompassing platform for RF and microwave circuit design, unifying schematic and layout simulations across different scales. This software features extensive RF libraries and integrates linear circuit, spice, and MoM electromagnetic field solvers to handle diverse engineering needs. Its advanced technology supports automatic LC filter synthesis, optimizing the design of RF passive components. By managing third-party device libraries and facilitating efficient field-circuit simulations, XDS is a preferred choice for both preliminary and advanced stages of RF circuit development, ensuring high-precision and high-reliability results.
The Polar ID Biometric Security System is Metalenz's revolutionary solution for face authentication, delivering a new level of biometric security through advanced polarization imaging. Unlike conventional facial recognition systems, Polar ID captures the unique 'polarization signature' of each human face, offering enhanced security by effortlessly differentiating between real faces and potential spoofing attempts with sophisticated 3D masks. This innovative use of meta-optics not only enhances security but also reduces the need for complex optical modules traditionally required in consumer devices. Polar ID stands out in its ability to operate efficiently under varied lighting conditions, from bright sunlight to complete darkness. It achieves this with more than 10 times the resolution of current structured light systems, ensuring reliable and secure facial recognition performance even when users wear glasses or face coverings. By operating in the near-infrared spectrum, Polar ID extends its utility to scenarios previously challenging for facial recognition technology, thus broadening its application range. Designed for mass-market deployment, Polar ID minimizes the footprint and complexity of face unlock systems. By doing away with bulky modules, it offers a compact and cost-effective alternative while maintaining high-security standards. This innovation enables widespread adoption in consumer electronics, allowing a seamless integration into smartphones, tablets, and other mobile devices, potentially replacing less secure biometric methods like fingerprint recognition.
Hermes Layered stands as a leading solution for electromagnetic field simulations, particularly for complex systems needing board-level, IC, and package simulations. Developed with a full-wave high-precision EM simulation engine, it supports extensive simulations of every conceivable 3D structure from nanometer to centimeter scales. Hermes Layered's distributed parallel computing capabilities allow users to leverage powerful computing resources for fast, detailed model simulations. This tool is indispensable for industries that require accurate and quick iterations of design, supporting a variety of simulations from signal integrity to full system integrity.
The Hyperspectral Imaging System from Imec offers unparalleled capabilities in capturing spectral data, enabling detailed analysis and identification of materials based on their spectral signatures. This system is designed to provide high-resolution imaging across a range of wavelengths, making it an invaluable tool for industries such as agriculture, mining, and environmental monitoring. By integrating cutting-edge sensor technology, the system facilitates advanced analytics that support decision-making in various applications requiring precise material composition detection. This advanced imaging solution leverages Imec’s proprietary sensor innovations, which inherently allow for real-time data acquisition and processing. The compact nature of the system makes it adaptable for field deployments, allowing users to conduct in-situ analyses efficiently. Moreover, its robust design ensures consistent performance in diverse environmental conditions, thus broadening its application scope. Core to the Hyperspectral Imaging System is Imec’s commitment to enhancing the functionality of their semiconductor technology. With its ability to seamlessly integrate into existing infrastructures, it offers users a cost-effective upgrade path for significantly improving the precision of their diagnostic capabilities. As industries look for integrated solutions, this imaging system stands out by offering a high degree of customization to meet specific operational needs.
The PCD03D Turbo Decoder is adept at handling multiple state decoding for standards such as DVB-RCS and IEEE 802.16 WiMAX. Its core design features an 8-state duobinary decoding structure, facilitating precise and quick signal deconstruction. Additionally, the optional inclusion of a 64-state Viterbi decoder enhances versatility and performance in various environments. This decoder is tailored for applications where agility and high data throughput are critical, making it an invaluable asset in wireless communication infrastructures. The decoder’s architecture supports expansive VHDL core integration, providing durable solutions across FPGA platforms.
IRIS is a robust solution for RF and analog IC electromagnetic simulations, crucial for addressing parasitic effects at high frequencies. Integrated with Cadence Virtuoso, IRIS ensures designers can execute precise electromagnetic field simulations within their design environment. It employs advanced 3D planar EM solvers based on the method of moments (MoM) to accurately model materials' skin and proximity effects. Additionally, IRIS facilitates design cycle reduction through parallel processing capabilities and unparalleled integration of front-end and back-end design environments, optimizing both synthesis and verification processes for RF circuits.
The ntLDPC_DVBS2X IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2X decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the DVB-S2 and DVB-S2X standards. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2X encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder. Actual encoding is performed as a three part recursive computation process, where row sums, checksums of all produced rows column-wise and finally transposed parity bit sums are calculated. The ntLDPC_DVBS2X decoder IP implements a 360-bit parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. The decoder IP permutes each block’s parity LLRs to become compatible with the layered decoding scheme and stores channel LLRs to processes them in layered format. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity submatrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit.
The DVB-S2-LDPC-BCH system provides a formidable forward error correction platform crucial for satellite communication. Utilizing LDPC coupled with BCH codes, this IP ensures quasi-error-free operation, pushing system performance near the Shannon limit. Compliant with ETSI standards, it offers robust error correction capabilities with varied throughput rates, facilitated by its synthesizable Verilog model, making it adaptable for ASIC implementations.
ParkerVision's D2D® Technology revolutionizes RF communication by enabling direct conversion from RF signals to digital data, bypassing traditional intermediate frequency stages. This technology is instrumental in streamlining signal processing, enhancing speed and efficiency of data handling in various wireless communication devices. The D2D technology supports a broad spectrum of applications, including mobile phones, wireless internet, and IoT devices, delivering high performance and adaptability for current and forthcoming technological needs. D2D® shines in its ability to sustain high data rates necessary for modern applications like 4G and 5G networks, bolstering the capabilities of RF integrated circuits with its advanced conversion techniques. Furthermore, this technology is central to facilitating seamless integration across different communication standards, allowing devices to operate over multiple frequency bands without compromising on data quality or speed. The intellectual property surrounding D2D® is robustly protected with a comprehensive patent portfolio, ensuring its exclusivity and opening avenues for strategic partnerships and licensing. By harnessing this technology, devices gain enhanced power efficiency and broader operational capabilities while lowering manufacturing costs and conserving energy, making it a pivotal innovation for evolving communication landscapes.
ntRSD core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
ntRSC_IESS core is a highly integrated solution implementing a time-domain Reed-Solomon Forward Error Correction algorithm. The core supports several programming features including codeword size, error threshold, number of parity bytes, reverse or forward order of the output, mode of operation (encode, decode or pass-through), shortened code support, erasures or error only decoding. Very low latency, high speed, simple interfacing and programmability make this core ideal for many applications including Intelsat IESS-308, DTV, DBS, ADSL, Satellite Communications, High performance modems and networks.
ParkerVision has spearheaded a shift in RF signal processing through their Energy Sampling Technology. This approach breaks from the conventional super-heterodyne methodology by using direct conversion in RF receivers to enhance performance. Their energy sampling receivers deliver unmatched sensitivity, bandwidth, and dynamic range, enabling superior selectivity and interference rejection without dividing RF signals into separate paths. The innovation supports multimode operation in compact, cost-effective CMOS technology, expanding its application across various devices such as smartphones, tablets, and embedded modems. This technology supports RF receivers in managing a broad range of signal strengths, essential for modern mobile communication standards like GSM, EDGE, CDMA, UMTS, TD-CDMA, and LTE. By maximizing functionality in reducing redundant elements and silicon area, while enhancing dynamic range, ParkerVision's solution minimizes the necessity for external filters, promoting efficient integration in advanced transceivers and SoCs. Ultimately, the Energy Sampling Technology allows RF components to be more resilient to environmental interference and enhances demodulation accuracy, making it a cornerstone for next-generation wireless communication devices seeking to balance power efficiency with robust performance.
The Neuropixels Probe is a groundbreaking tool that provides researchers with comprehensive insights into brain functions by allowing simultaneous recording of electrical activity from hundreds of neurons. Imec’s innovation in neural probe technology facilitates experiments that were previously unattainable due to the limited scale of conventional methods. Developed in collaboration with world-leading neuroscience experts, the Neuropixels Probe delivers unprecedented data quality and scale in neural recording. Featuring a high-density array of electrodes, the probe captures wide-ranging data from distinct neuronal circuits across the brain, enabling researchers to unlock new understandings of complex neural activities and disease processes. The probe's capability to monitor minute changes over time enhances its utility in neuroscience research focused on brain disorders, neural computation, and cognitive processes. Imec's Neuropixels Probe combines precision engineering with advanced semiconductor technologies to meet the demanding requirements of neuroscience research. Ensuring minimal invasive interference thanks to its ultra-fine construction, it’s a pivotal development tool in modern neuroscience labs. The adaptability and precision of the Neuropixels Probe significantly enhance the scope of neuro-research methodologies, ultimately paving the way for breakthroughs in understanding brain networks and developing therapeutic strategies.
ntRSE core implements the Reed Solomon encoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSE core supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The ntDVBS2_FEC transmitter and receiver IPs, each instantiate an outer BCH and inner LDPC concatenated pair of encoders and decoders respectively. The Bose, Chaudhuri, and Hocquenghem (BCH) codes are the largest category of the powerful error-correction cyclic codes and belong to the block codes that are a generalization of the Hamming codes for multiple-error corrections. The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The concatenation of these two error correction algorithms enable performance well close to the Shannon limit. The ntBCH_DVBS2 encoder performs BCH encoding to payload frames by appending calculated parity bits at the end of each frame. The ntBCH_DVBS2 decoder finds the error locations within a received frame, tries to correct them and indicates a successful or failed decoding procedure. The ntLDPC_DVBS2 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2 encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants, associated with the matrix and hardcoded in the RTL encoder. Encoding is performed as a three part recursive computation process, where row sums, checksums of all rows column-wise and parity bit sums are calculated. The ntLDPC_DVBS2 decoder IP implements an approximation of the log-domain LDPC iterative decoding algorithm (Belief propagation), known as Layered Lambda-min2 Algorithm. The core is highly reconfigurable in terms of area, throughput and error correction performance trade-offs and is fully compliant to the DVB-S2 standard. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2 decoder IP implements a 360-LLR parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity sub-matrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder also IP features two powerful optional early termination (ET) criteria (convergence and parity check), to maintain practically the same error correction performance, while significantly increasing its throughput rate. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control hand-shaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI.
The PCE04I Inmarsat Turbo Encoder is engineered to optimize data encoding standards within satellite communications. Leveraging advanced state management, it enhances data throughput by utilizing a 16-state encoding architecture. This sophisticated development enables efficient signal processing, pivotal for high-stakes communication workflows. Furthermore, the PCE04I is adaptable across multiple frameworks, catering to diverse industry requirements. Innovation is at the forefront with the option of integrating additional state Viterbi decoders, tailoring performance to specific needs and bolstering reliability in communications.
The HDR Core is engineered to deliver enhanced dynamic range image processing by amalgamating multiple exposures to preserve image details in both bright and dim environments. It has the ability to support 120dB HDR through the integration of sensors like IMX585 and OV10640, among others. This core applies motion compensation alongside detection algorithms to mitigate ghosting effects in HDR imaging. It operates by effectively combining staggered based, dual conversion gain, and split pixel HDR sensor techniques to achieve realistic image outputs with preserved local contrast. The core adapts through frame-based HDR processing even when used with non-HDR sensors, demonstrating flexibility across various imaging conditions. Tone mapping is utilized within the HDR Core to adjust the high dynamic range image to fit the display capabilities of devices, ensuring color accuracy and local contrast are maintained without introducing noise, even in low light conditions. This makes the core highly valuable in applications where image quality and accuracy are paramount.
The CT20603 embedded USB2 (eUSB2) Repeater IP addresses the challenges faced by modern semiconductor devices in terms of voltage compatibility and efficient communication. Developed for advanced systems that utilize 5nm and 3nm nodes, this IP core bridges connectivity between advanced SoCs and standard USB2.0 devices. It serves as a dual-role capable repeater that supports Host, Peripheral, or Dual Role Repeater modes, enabling seamless data interchange across varied protocols without having native 3.3V support. By facilitating communication between eUSB2 PHY and USB2.0 compliant hosts and peripherals, this repeater upholds precise packet timing regulations as prescribed by the respective USB standards. Connectivity across electronic devices thereby becomes robust and efficient, supporting the industry’s push towards more compact and sophisticated electronic models. Engineers seeking to enhance device compatibility and performance across increasingly complex setups will find the CT20603 an ideal solution. Not only does this IP core assure reliable connectivity, it also stands out within the gamut of semiconductor solutions for its capability to streamline device interactions in contemporary high-tech environments. This versatility makes it indispensable in diverse applications ranging from consumer electronics to industrial automation.
The DVB-CID Modulator is precisely engineered to meet the ETSI DVB-CID carrier identification standard (EN103129). It is a blend of advanced channel coding and modulation technology, ensuring the integrity and traceability of satellite uplinks. This modulator is critical for service providers needing to enhance communication reliability and security in today’s expanding satellite telemetry ecosystems. By integrating this modulator, network operators can take advantage of secure and efficient communication between local satellite uplinks and remote tracking, telemetry, and control operations. Its built-in capabilities offer robust carrier identification features, allowing for reliable satellite asset management across diverse applications, from commercial broadcasting to emergency communication services. Through the DVB-CID Modulator, operators can achieve improved control over satellite transmission paths and system compatibility, helping to mitigate interference issues in crowded satellite frequencies. This makes it indispensable in maintaining broadcast quality while ensuring compliance with regulatory requirements on signal identification and traceability.
The DVB-S2 Modulator is a pivotal component for satellite communication systems needing reliable broadcast and interactive functionality. It meets the standards of DVB-S2 and DVB-S2X satellite forward-link specifications, making it a highly adaptable solution for a variety of satellite transmission requirements. This modulator exhibits superior performance by supporting numerous modulation schemes, including (A)PSK, that align with the DVB-S2 guidelines for effective bandwidth use and transmission reliability. Whether for professional broadcasters or direct-to-home satellite services, the modulator can handle the demands of constant data throughput and varying environments with ease. By deploying this modulator, operators benefit from improved data capacity and transmission efficiency over satellites, facilitating enhanced service offerings for both broadcasters and consumers alike. It represents a robust solution, integrating smoothly with satellite transmission systems that require advanced, reliable, and highly efficient modulation standards.
Engineered to meet the rigorous demands of satellite communication, the DVB-Satellite Modulator is designed to perform exceptionally well within broadcast and interactive applications. Compliant with several satellite standards, including DVB-S, DSNG, DVB-S2, and DVB-S2X, this modulator provides a high-performance solution for forward-link satellite communications. The modulator supports various modulation schemes such as (A)PSK, enabling it to cater to a wide range of satellite broadcast standards and ensuring compatibility with different types of satellite transmissions. This flexibility makes it ideal for deployment in highly dynamic environments where different types of satellite links are in operation, from news gathering (DSNG) to regular broadcast services. Integrating this modulator into satellite systems boosts performance levels, allowing operators to maintain high-quality transmissions across extensive geographic scopes. Its sophisticated design offers reliable support for constant bit rate and variable bit rate configurations, ensuring smooth operation in both consumer and professional settings.
The ANX1121 serves as a DisplayPort to LVDS converter, catering to single-channel LVDS outputs with up to 18 bits per pixel. This converter facilitates the bridging of DisplayPort technology to legacy LVDS panels, addressing the need within motherboards to connect displays without compromising on resolution or color depth.
The DVB-S2 LDPC-BCH block is a powerful FEC (Forward Error Correction) subsystem for Digital Video Broadcasting via Satellite. In Digital video broadcasting for digital transmission for satellite applications, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.
Wasiela's Diversity solution showcases advanced MIMO decoding capabilities, utilizing fixed depth K-Best Decoders for close-to-maximum likelihood performance. This IP supports various MIMO configurations, accommodating different modulation schemes across several streams, ensuring robust and efficient data processing in complex wireless environments.
TerraPoiNT by NextNav is a robust solution designed to enhance and supplement the GPS system, providing position, navigation, and timing (PNT) services in environments where traditional GPS might falter. Utilizing a terrestrial network of transmitters, TerraPoiNT ensures that critical PNT data is available in indoor, urban, and GPS-denied areas. This device-independent system strengthens GPS capabilities by delivering stronger signals and supporting encryption to prevent signal interference and spoofing. The technology leverages a unique waveform similar to that used by GPS systems, ensuring compatibility while offering a higher signal strength. TerraPoiNT is particularly significant for areas requiring high security and precise PNT data, such as national infrastructure and defense sectors. Its scalability allows for deployment in various U.S. markets, with customizable configurations to increase resilience and effectiveness. Incorporating TerraPoiNT into operations enhances cybersecurity by monitoring for and detecting GPS interference. The system’s ability to deliver 3D positioning and timing consistency makes it indispensable for critical infrastructure, offering Timing as a Service (TaaS) and ensuring that vital systems remain synchronized even when traditional GPS is unavailable.
The IMG B-Series GPU line stands out for its multi-core capability and flexible design, engineered to cater to a wide range of markets, from automotive to consumer electronics. With its multi-core architecture, the B-Series is poised to deliver exceptional performance not only in standalone applications but also when integrated into complex systems where multitasking and efficiency are priority. The scalability inherent in its design allows the B-Series to be tailored to specific industry needs, supporting everything from demanding gaming environments to sophisticated automotive systems requiring high safety standards. Its range of configurations, including ISo 26262-compliant cores, highlights Imagination's dedication to providing secure and high-performance solutions. The B-Series also benefits from comprehensive software support, enabling developers to extract optimal performance through tailored drivers and SDKs. This commitment to software alignment ensures that systems utilizing B-Series GPUs can leverage robust graphics and computing power across a myriad of applications, making it a versatile choice for forward-thinking technologies.
The IMG CXM represents Imagination's commitment to delivering high-efficiency graphics processing in a minimal footprint. Designed to excel in wearables and other compact devices, the CXM balances size with performance, ensuring that even the smallest devices can deliver compelling visual experiences. With support for high dynamic range (HDR) user interfaces, it provides vibrant, clear graphics without the power and area penalties typical of high-performance GPUs. Thanks to its small design, the CXM excels at managing bandwidth and power efficiency, which is critical in devices where battery life and thermal performance are essential considerations. This GPU delivers a high level of integration flexibility, allowing it to be customized to suit the specific needs of diverse devices, from smart home appliances to automotive interfaces. Moreover, the CXM supports the latest graphics standards, ensuring that as technology evolves, it remains current and capable. Its efficient architecture maximizes the use of available power and surface area, creating a versatile platform that can adapt to the rapid advancements in consumer electronics and automotive infotainment.
The DVB-S Demodulator is designed to support satellite communications, offering high-performance demodulation for DVB-S and DSNG signals. This core ensures compliance with industry standards and reliably handles satellite forward-link specifications, making it suitable for both broadcast and interactive applications. The demodulator effectively decodes QPSK, 8-PSK, and 16-QAM modulation formats, ensuring broad compatibility with existing and emerging satellite services. It is essential for satellite operators who require precise and reliable signal processing capabilities in their transmission infrastructure. Operators leveraging this technology can expect significant improvements in data integrity and transmission efficiency. It's a strategic choice for maintaining high-quality transmissions across satellite networks, providing robust support for diverse communication needs from news broadcasting to consumer satellite television.
The DVB-S2 Demodulator is engineered to align with the DVB-S2 and DVB-S2X satellite forward-link specifications, providing a high-performance demodulation solution for broadcast and interactive satellite services. This core is adept at handling (A)PSK modulations and is specifically configured to enhance the efficiency and reliability of satellite communications. By meeting rigorous industry standards, the demodulator ensures precise and consistent delivery of satellite transmission signals across a range of channels. Its integration supports advanced satellite operational modes such as CCM, VCM, and ACM, catering to various broadcast and interactive service requirements. Through this demodulator, operators can achieve optimal use of satellite bandwidth and ensure robust signal integrity across their networks. Its deployment promises heightened data throughput, making it invaluable for both direct-to-home (DTH) services and large-scale broadcast operations.
The Cey Series offers a comprehensive solution for analyzing network traffic, designed to provide businesses with full visibility and control over their data flows. This product aims to optimize network performance, addressing issues like congestion and speed variations, by pinpointing the exact sources of these problems. Through its advanced analytics, organizations can implement effective upgrades and maintain high standards of service for end-users. Featuring deep packet inspection capabilities, the Cey Series allows for application-aware traffic management, ensuring that the network operates efficiently without compromising on security or speed. It supports multi-layer traffic shaping, offering flexibility in how bandwidth is allocated and used. This adaptability makes it suitable for various business sizes and requirements, facilitating the maintenance of high-quality service and customer satisfaction. By leveraging thorough data analysis and intelligent performance metrics, the Cey Series helps businesses stay ahead of their competitors by providing actionable insights for better service delivery. Its integration empowers organizations to plan resource allocation strategically, thus supporting sustainable growth and enhanced productivity while ensuring the lowest possible operational costs.
The Direct Digital Synthesizer (DDS) from Zipcores is designed for precise waveform generation, commonly utilized in digital modulation applications. This DDS core is engineered to produce a variety of periodic waveforms including SIN, COS, square, and sawtooth outputs, each with a high signal-to-noise ratio of approximately 100 dB. Additionally, it offers exceptional spurious-free dynamic range (SFDR) exceeding 110 dB, particularly when phase dithering is enabled. Versatility is a key feature of this synthesizer, making it suitable for roles in digital up/down conversion and frequency mixing tasks. It ensures accurate frequency synthesis through its finely-tuned, fully pipelined architecture, which facilitates efficient and reliable signal processing. Furthermore, the direct digital synthesis technique employed by this core allows for dynamic frequency shifts and swift alterability of waveform characteristics, bolstering adaptive signal processing capabilities. This DDS IP core is an essential component for systems demanding high precision and adaptability in waveform generation. Engineers and developers focusing on communications and signal processing can leverage its capabilities to enhance system performance, thanks to its precise phase and frequency control, leading to superior signal integrity.
The Combined GNSS/TV Multi-Frequency Receiver is a sophisticated IC designed to support multiple navigation and television broadcasting bands. Crafted with precision in BiCMOS technology, this receiver operates across a wide array of frequencies including GPS, GLONASS, Galileo, BeiDou, IRNSS, and QZSS. It is particularly noteworthy for its compatibility with numerous bands such as S, L1, L2, L3, and L5, making it a versatile choice for advanced communication and navigation applications. Tailored for industries requiring high reliability, the Mixed-Signal Receiver plays a vital role in ensuring accurate signal detection and processing across complex environments. Its design incorporates advanced features that enhance performance under various conditions, enabling it to deliver exceptional output in industrial, consumer, and automotive electronics. The meticulous engineering of this receiver offers seamless integration into systems requiring robust processing capabilities, facilitating high precision in multi-frequency operations. As a result, it is highly valued in fields where precise navigation and signal fidelity are paramount.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!