All IPs > Processor > Processor Cores
Processor cores are fundamental components in central processing units (CPUs) and systems-on-chip (SoCs) for a myriad of digital devices ranging from personal computers and smartphones to more specialized equipment like embedded systems. Within the category of Processor Cores, you'll find a diverse selection of semiconductor IPs tailored to meet the varying demands of speed, power efficiency, and processing capability required by today's technology-driven world.
Our Processor Cores category provides an extensive library of semiconductor IPs, enabling designers to integrate powerful, efficient, and scalable cores into their projects. These IPs are essential for firms aiming to innovate and achieve a competitive edge within the fast-evolving tech landscape. Whether you're developing high-performance computing solutions or aiming for energy-efficient mobile gadgets, our processor core IP offerings are designed to support a wide range of architectures, from single-core microcontrollers to multi-core, multi-threaded processors.
One of the primary uses of processor core IPs is to define the architecture and functions of a core within a chip. These IPs provide the blueprint for building custom processors that can handle specific applications efficiently. They cover a broad spectrum of processing needs, including general-purpose processing, digital signal processing, and application-specific processing tasks. This flexibility allows developers to choose IPs that align perfectly with their product specifications, ensuring optimal performance and power usage.
In our Processor Cores category, you'll discover IPs suited for creating processors that power everything from wearables and IoT devices to servers and network infrastructure hardware. By leveraging these semiconductor IPs, businesses can significantly reduce time-to-market, lower development costs, and ensure that their products remain at the forefront of technology innovation. Each IP in this category is crafted to meet industry standards, providing robust solutions that integrate seamlessly into various technological environments.
Speedcore embedded FPGA (eFPGA) IP represents a notable advancement in integrating programmable logic into ASICs and SoCs. Unlike standalone FPGAs, eFPGA IP lets designers tailor the exact dimensions of logic, DSP, and memory needed for their applications, making it an ideal choice for areas like AI, ML, 5G wireless, and more. Speedcore eFPGA can significantly reduce system costs, power requirements, and board space while maintaining flexibility by embedding only the necessary features into production. This IP is programmable using the same Achronix Tool Suite employed for standalone FPGAs. The Speedcore design process is supported by comprehensive resources and guidance, ensuring efficient integration into various semiconductor projects.
The Tianqiao-70 CPU core by StarFive is a low-power RISC-V processor, designed specifically to address the needs of commercial applications that prioritize energy efficiency. This 64-bit CPU core is versatile, catering to various sectors including mobile devices, IoT applications, and intelligent consumer electronics that demand performance without compromising on power. Designed with efficient power utilization at its core, the Tianqiao-70 is tailored to offer high computation capacity while keeping energy consumption minimal, thereby extending device battery life and reducing operational costs. This processor core supports a vast spectrum of computational tasks while maintaining low-level power metrics, an essential factor in mobile and embedded applications. Through its effective design, the Tianqiao-70 continues to support a wide array of tasks efficiently, allowing businesses to lower their energy usage while achieving powerful processing capabilities. This core stands as an ideal solution for forward-thinking organizations that value sustainability and legacy support in their tech stack.
The Speedster7t FPGA family is crafted for high-bandwidth tasks, tackling the usual restrictions seen in conventional FPGAs. Manufactured using the TSMC 7nm FinFET process, these FPGAs are equipped with a pioneering 2D network-on-chip architecture and a series of machine learning processors for optimal high-bandwidth performance and AI/ML workloads. They integrate interfaces for high-paced GDDR6 memory, 400G Ethernet, and PCI Express Gen5 ports. This 2D network-on-chip connects various interfaces to upward of 80 access points in the FPGA fabric, enabling ASIC-like performance, yet retaining complete programmability. The product encourages users to start with the VectorPath accelerator card which houses the Speedster7t FPGA. This family offers robust tools for applications such as 5G infrastructure, computational storage, and test and measurement.
The Origin E1 is an optimized neural processing unit (NPU) targeting always-on applications in devices like home appliances, smartphones, and security cameras. It provides a compact, energy-efficient solution with performance tailored to 1 TOPS, making it ideal for systems needing low-power and minimal area. The architecture is built on Expedera's unique packet-based approach, which enables enhanced resource utilization and deterministic performance, significantly boosting efficiency while avoiding the pitfalls of traditional layer-based architectures. The architecture is fine-tuned to support standard and custom neural networks without requiring external memory, preserving privacy and ensuring fast processing. Its ability to process data in parallel across multiple layers results in predictive performance with low power and latency. Always-sensing cameras leveraging the Origin E1 can continuously analyze visual data, facilitating smoother and more intuitive user interactions. Successful field deployment in over 10 million devices highlights the Origin E1's reliability and effectiveness. Its flexible design allows for adjustments to meet the specific PPA requirements of diverse applications. Offered as Soft IP (RTL) or GDS, this engine is a blend of efficiency and capability, capitalizing on the full scope of Expedera's software tools and custom support features.
The AX45MP is engineered as a high-performance processor that supports multicore architecture and advanced data processing capabilities, particularly suitable for applications requiring extensive computational efficiency. Powered by the AndesCore processor line, it capitalizes on a multicore symmetric multiprocessing framework, integrating up to eight cores with robust L2 cache management. The AX45MP incorporates advanced features such as vector processing capabilities and support for MemBoost technology to maximize data throughput. It caters to high-demand applications including machine learning, digital signal processing, and complex algorithmic computations, ensuring data coherence and efficient power usage.
The RV12 RISC-V Processor from Roa Logic is a highly adaptable, single-issue processor designed to comply with modern RISC-V standards, specifically targeting the embedded systems market. Structured around a 32-bit and 64-bit RISC-V instruction set, the processor employs a Harvard architecture to optimize the bandwidth of instruction and data accesses. It offers enhanced customization and configurability, allowing developers to adapt the processor for a variety of applications. This processor supports modular design approaches and can be efficiently integrated into both FPGA and ASIC designs, making it a versatile choice in the development of cutting-edge technologies. Its industry-standard compliance ensures ease of integration into existing systems that utilize RISC-V specifications, resulting in reduced development time and effort. As part of the broader RISC-V ecosystem promoted by Roa Logic, the RV12 boasts a robust architecture that facilitates experimental and commercial use, providing a solid foundation for innovation. Available for non-commercial purposes through a flexible licensing agreement, it supports the open movement towards collaborative digital innovation.
Designed for high-demand applications in server and computing environments, the SCR9 Processor Core stands as a robust 64-bit RISC-V solution. It features a 12-stage superscalar, out-of-order pipeline to handle intensive processing tasks, further empowered by its versatile floating-point and vector processing units. The core is prepared to meet extensive computing needs with support for up to 16-core clustering and seamless AOSP or Linux operating systems integration.\n\nInvesting in powerful memory subsystems including L1, L2, and shared L3 caches enhances data handling, while features like memory coherency ensure fluid operation in multi-core settings. Extensions in cryptography and vector operations further diversify its application potential, establishing the SCR9 as an ideal candidate for cutting-edge data tasks.\n\nFrom enterprise servers to personal computing devices, video processing, and high-performance computations for AI and machine learning, the SCR9 delivers across an array of demanding scenarios. Its design integrates advanced power and process technologies to cater to complex computing landscapes, embodying efficiency and innovation in processor core technology.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
Ventana's Veyron V2 CPU represents the pinnacle of high-performance AI and data center-class RISC-V processors. Engineered to deliver world-class performance, it supports extensive data center workloads, offering superior computational power and efficiency. The V2 model is particularly focused on accelerating AI and ML tasks, ensuring compute-intensive applications run seamlessly. Its design makes it an ideal choice for hyperscale, cloud, and edge computing solutions where performance is non-negotiable. This CPU is instrumental for companies aiming to scale with the latest in server-class technology.
The eSi-3250 is a robust 32-bit processor core from eSi-RISC, specifically engineered to handle high-performance computing with extensive caching capabilities. It is particularly efficient when dealing with slower memory systems such as eFlash or off-chip alternatives, optimizing system throughput by leveraging its configurable instruction and data caches. This core supports a comprehensive instruction set, including optional application-specific instructions and standard floating-point operations compliant with IEEE standards. Its architecture makes use of 16 and 32-bit instructions to maximize code density, ensuring efficient use of cache and system resources. Designed with high clock speed potential, the eSi-3250 integrates a multi-mode MMU, allowing for complex memory management strategies. This core is exceptionally suitable for scenarios demanding high computational power within FPGA or ASIC implementations. It provides flexible integration options through its AMBA-compliant bus interfaces, supporting a vast range of ancillary IP modules to tailor performance to specific application needs.
RaiderChip's GenAI v1 is a pioneering hardware-based generative AI accelerator, designed to perform local inference at the Edge. This technology integrates optimally with on-premises servers and embedded devices, offering substantial benefits in privacy, performance, and energy efficiency over traditional hybrid AI solutions. The design of the GenAI v1 NPU streamlines the process of executing large language models by embedding them directly onto the hardware, eliminating the need for external components like CPUs or internet connections. With its ability to support complex models such as the Llama 3.2 with 4-bit quantization on LPDDR4 memory, the GenAI v1 achieves unprecedented efficiency in AI token processing, coupled with energy savings and reduced latency. What sets GenAI v1 apart is its scalability and cost-effectiveness, significantly outperforming competitive solutions such as Intel Gaudi 2, Nvidia's cloud GPUs, and Google's cloud TPUs in terms of memory efficiency. This solution maximizes the number of tokens generated per unit of memory bandwidth, thus addressing one of the primary limitations in generative AI workflow. Furthermore, the adept memory usage of GenAI v1 reduces the dependency on costly memory types like HBM, opening the door to more affordable alternatives without diminishing processing capabilities. With a target-agnostic approach, RaiderChip ensures the GenAI v1 can be adapted to various FPGAs and ASICs, offering configuration flexibility that allows users to balance performance with hardware costs. Its compatibility with a wide range of transformers-based models, including proprietary modifications, ensures GenAI v1's robust placement across sectors requiring high-speed processing, like finance, medical diagnostics, and autonomous systems. RaiderChip's innovation with GenAI v1 focuses on supporting both vanilla and quantized AI models, ensuring high computation speeds necessary for real-time applications without compromising accuracy. This capability underpins their strategic vision of enabling versatile and sustainable AI solutions across industries. By prioritizing integration ease and operational independence, RaiderChip provides a tangible edge in applying generative AI effectively and widely.
AndesCore Processors offer a robust lineup of high-performance CPUs tailored for diverse market segments. Employing the AndeStar V5 instruction set architecture, these cores uniformly support the RISC-V technology. The processor family is classified into different series, including the Compact, 25-Series, 27-Series, 40-Series, and 60-Series, each featuring unique architectural advances. For instance, the Compact Series specializes in delivering compact, power-efficient processing, while the 60-Series is optimized for high-performance out-of-order execution. Additionally, AndesCore processors extend customization through Andes Custom Extension, which allows users to define specific instructions to accelerate application-specific tasks, offering a significant edge in design flexibility and processing efficiency.
Designed for embedded control applications, the eSi-3200 is a high-performing 32-bit processor core. It offers a balance of low-cost implementation and significant processing capability, making it a fitting choice for environments necessitating efficient on-chip memory usage. The eSi-3200 leverages a cacheless architecture that ensures deterministic computation, ideal for real-time systems. Its comprehensive instruction set includes advanced arithmetic operations and optional IEEE 754 compliant single-precision floating-point instructions. This architecture enhances code density and minimizes power consumption via a mix of 16 and 32-bit instructions. With a 5-stage pipeline, this core can achieve high clock speeds, enhancing its utility in demanding applications. It accommodates both user and supervisor modes for secure operation and supports extensive hardware debugging features to streamline development and troubleshooting processes. The eSi-3200 also facilitates integration through AMBA bus compatibility, enabling connectivity with a wide variety of peripheral IPs.
The eSi-1600 is a compact 16-bit RISC processor core engineered for efficiency and low power. It is well-suited for control applications that typically utilize 8-bit systems, boasting reduced system costs akin to those smaller CPUs, yet providing significantly higher performance. Its architecture allows for reduced clock cycles per application, resulting in substantial power savings, which is particularly beneficial in resource-constrained environments. This processor core features a 5-stage pipeline that enhances its ability to achieve higher clock frequencies, even in matured semiconductor processes. It includes a rich set of arithmetic instructions, offering capabilities like full 32-bit multiplication and accumulations, bit manipulation, and optional application-specific instructions. This versatility is further illustrated by the optional support for user and supervisor operating modes, reflecting its adaptability across multiple application scenarios. Besides typical features such as JTAG or serial debug capabilities, the eSi-1600 supports a wide array of peripherals through standard AMBA interconnects. Its instruction set achieves exceptional code density by utilizing intermixed 16 and 32-bit instructions. The processor's silicon-proven design, combined with extensive toolchain support, makes it a highly reliable choice for low-cost embedded applications.
The RISC-V Core-hub Generators are sophisticated tools designed to empower developers with complete control over their processor configurations. These generators allow users to customize their core-hubs at both the Instruction Set Architecture (ISA) and microarchitecture levels, offering unparalleled flexibility and adaptability in design. Such capabilities enable fine-tuning of processor specifications to meet specific application needs, fostering innovation within the RISC-V ecosystem. By leveraging the Core-hub Generators, developers can streamline their chip design process, ensuring efficient and seamless integration of custom features. This toolset not only simplifies the design process but also reduces time-to-silicon, making it ideal for industries seeking rapid advancements in their technological capabilities. The user-friendly interface and robust support of these generators make them a preferred choice for developing cutting-edge processors. InCore Semiconductors’ RISC-V Core-hub Generators represent a significant leap forward in processor design technology, emphasizing ease of use, cost-effectiveness, and scalability. As demand for tailored and efficient processors grows, these generators are set to play a pivotal role in shaping the future of semiconductor design, driving innovation across multiple sectors.
Standing at the pinnacle of eSi-RISC's processor cores, the eSi-3264 offers a powerful 32/64-bit architecture with DSP extensions designed for intensive computing tasks. Its unique ability to process both SIMD fixed and floating-point operations makes it ideal for advanced applications requiring complex digital signal processing with minimal hardware footprint. The eSi-3264 excels in applications needing DSP capabilities due to its fully pipelined MAC unit and the support for dual and quad 64-bit accumulations. The architecture supports a wide range of application-specific instructions and enhanced memory management via configurable caches and an optional MMU. Leveraging industry-standard interfaces, it allows seamless integration with existing chip architectures. These capabilities, coupled with high code density and efficient power management strategies, reinforce its suitability for next-generation multimedia, signal processing, and control systems looking to maximize performance and minimize power consumption.
xcore.ai is a versatile platform specifically crafted for the intelligent IoT market. It hosts a unique architecture with multi-threading and multi-core capabilities, ensuring low latency and high deterministic performance in embedded AI applications. Each xcore.ai chip contains 16 logical cores organized in two multi-threaded processor 'tiles' equipped with 512kB of SRAM and a vector unit for enhanced computation, enabling both integer and floating-point operations. The design accommodates extensive communication infrastructure within and across xcore.ai systems, providing scalability for complex deployments. Integrated with embedded PHYs for MIPI, USB, and LPDDR, xcore.ai is capable of handling a diverse range of application-specific interfaces. Leveraging its flexibility in software-defined I/O, xcore.ai offers robust support for AI, DSP, and control processing tasks, making it an ideal choice for enhancing IoT device functionalities. With its support for FreeRTOS, C/C++ development environment, and capability for deterministic processing, xcore.ai guarantees precision in performance. This allows developers to partition xcore.ai threads optimally for handling I/O, control, DSP, and AI/ML tasks, aligning perfectly with the specific demands of various applications. Additionally, the platform's power optimization through scalable tile clock frequency adjustment ensures cost-effective and energy-efficient IoT solutions.
The Y180 is a streamlined microprocessor design, incorporating approximately 8K gates and serving primarily as a CPU clone of the Zilog Z180. It caters to applications requiring efficient, compact processing power without extensive resource demands. Its design is particularly apt for systems that benefit from Z80 architecture compatibility, ensuring effortless integration and functionality within a variety of technological landscapes.
The Yitian 710 Processor stands as a flagship ARM-based server processor spearheaded by T-Head, featuring an intricate architecture designed by the company itself. Utilizing advanced multi-core technology, the processor incorporates up to 128 high-performance ARMv9 CPU cores, each complete with its own substantial cache for enhanced data access speed. The processor is adeptly configured to handle intensive computing tasks, supported by a robust off-chip memory system with 8-channel DDR5, reaching peak bandwidths up to 281GB/s. An impressive I/O subsystem featuring PCIe 5.0 interfaces facilitates extensive data throughput capabilities, making it highly suitable for high-demand applications. Compliant with modern energy efficiency standards, the processor boasts innovative multi-die packaging to maintain optimal heat dissipation, ensuring uninterrupted performance in data centers. This processor excels in cloud services, big data computations, video processing, and AI inference operations, offering the speed and efficiency required for next-generation technological challenges.
The SCR7 Application Core is an epitome of advanced data processing capability within the RISC-V framework, designed to handle the computational requirements of sophisticated applications. This Linux-capable 64-bit core incorporates a dual-issue, out-of-order 12-stage pipeline featuring vector and cryptography extensions, optimizing operations for heavy data-centric workloads.\n\nIts memory subsystem includes robust L1, L2, and MMU configurations that equip the SCR7 with the prerequisite tools for expansive architectural frameworks. Support for dual-core multiprocessor configurations and efficient cache coherency ensures streamlined operations, catering to diverse processing needs across networked and AI applications.\n\nApplications in high-performance computing, AI, and networking thrive with the SCR7 core's energy-efficient, data-allied design. From video processing to computer vision, this core empowers developers to transcend traditional limitations, ushering in a new era of computational capability for enterprise and consumer technologies alike.
The Veyron V1 CPU is designed to meet the demanding needs of data center workloads. Optimized for robust performance and efficiency, it handles a variety of tasks with precision. Utilizing RISC-V open architecture, the Veyron V1 is easily integrated into custom high-performance solutions. It aims to support the next-generation data center architectures, promising seamless scalability for various applications. The CPU is crafted to compete effectively against ARM and x86 data center CPUs, providing the same class-leading performance with added flexibility for bespoke integrations.
The Ultra-Low-Power 64-Bit RISC-V Core developed by Micro Magic, Inc. is a highly efficient processor designed to deliver robust performance while maintaining minimal power consumption. This core operates at a remarkable 5GHz frequency while consuming only 10mW of power at 1GHz, making it an ideal solution for applications where energy efficiency is critical. The design leverages innovative techniques to sustain high performance with low voltage operation, ensuring that it can handle demanding processing tasks with reliability. This RISC-V core showcases Micro Magic's expertise in providing high-speed silicon solutions without compromising on power efficiency. It is particularly suited for applications that require both computational prowess and energy conservation, making it an optimal choice for modern SoC (System-on-Chip) designs. The core's architecture is crafted to support a wide range of high-performance computing requirements, offering flexibility and adaptability across various applications and industries. Its integration into larger systems can significantly enhance the overall energy efficiency and speed of electronic devices, contributing to advanced technological innovations.
The Avispado is a sleek and efficient 64-bit RISC-V in-order processing core tailored for applications where energy efficiency is key. It supports a 2-wide in-order issue, emphasizing minimal area and power consumption, which makes it ideal for energy-conscious system-on-chip designs. The core is equipped with direct support for unaligned memory accesses and is multiprocessor-ready, providing a versatile solution for modern AI needs. With its small footprint, Avispado is perfect for machine learning systems requiring little energy per operation. This core is fully compatible with RISC-V Vector Specification 1.0, interfacing seamlessly with Semidynamics' vector units to support vector instructions that enhance computational efficiency. The integration with Gazzillion Misses™ technology allows support for extensive memory latency workloads, ideal for key applications in data center machine learning and recommendation systems. The Avispado also features a robust set of RISC-V instruction set extensions for added capability and operates smoothly within Linux environments due to comprehensive memory management unit support. Multiprocessor-ready design ensures flexibility in embedding many Avispado cores into high-bandwidth systems, facilitating powerful and efficient processing architectures.
The Dynamic Neural Accelerator II (DNA-II) is an advanced IP core that elevates neural processing capabilities for edge AI applications. It is adaptable to various systems, exhibiting remarkable efficiency through its runtime reconfigurable interconnects, which aid in managing both transformer and convolutional neural networks. Designed for scalability, DNA-II supports numerous applications ranging from 1k MACs to extensive SoC implementations. DNA-II's architecture enables optimal parallelism by dynamically managing data paths between compute units, ensuring minimized on-chip memory bandwidth and maximizing operational efficiency. Paired with the MERA software stack, it provides seamless integration and optimization of neural network tasks, significantly enhancing computation ordering and resource distribution. Its applicability extends across various industry demands, massively increasing the operational efficiency of AI tasks at the edge. DNA-II, the pivotal force in the SAKURA-II Accelerator, brings innovative processing strength in compact formats, driving forward the development of edge-based generative AI and other demanding applications.
The eSi-1650 is an advanced 16-bit RISC processor core that incorporates an instruction cache for enhanced performance. Targeted at low-power applications traditionally serviced by 8-bit processors, the inclusion of caching makes the eSi-1650 especially effective when using non-volatile memories like Flash. The processor's power efficiency is emphasized through a low gate count and caches, which optimize the speed and power consumption when interfacing with slow memory technologies. This RISC core also supports a rich suite of instructions including full 32-bit mathematical operations and various user-defined instructions, providing crisp, responsive performance for embedded systems. Additional features include a configurable pipeline, vector interrupts, and compatibility with various AMBA buses, making integration with existing systems straightforward. The processor supports both dedicated user and supervisor operating modes, reflecting its flexibility and security considerations in professional applications.
The SCR1 Microcontroller Core is a 32-bit, open-source design that caters to entry-level and deeply embedded applications. This RISC-V-compatible core is crafted for general-purpose and control systems and features a 4-stage in-order pipeline with optional extensions for reduced base integer and integer multiplication and division. Robust interrupt handling and compatibility with industry-standard interfaces like AXI4, AHB-Lite, and JTAG make the SCR1 versatile for real-time applications. Its open-source stature under a permissive license offers both academic and commercial deployment opportunities right out of the box.\n\nAccompanying the SCR1 core is a comprehensive software package that includes pre-configured development tools to expedite deployment. Ready-made interactive development environments, such as Eclipse and Visual Studio Code, alongside standardized compilers, enable developers to harness the core's capabilities efficiently. A variety of simulators and debuggers streamline integration and testing processes, ensuring this core is not just powerful, but developer-friendly too.\n\nApplications for the SCR1 span across IoT, smart home solutions, as well as education programs, where its cost-effective, low-power design is highly advantageous. With capabilities suitable for smart cards, sensors, and various control systems, the SCR1 Microcontroller Core is a pivotal component in embedded systems, offering unparalleled flexibility and efficiency.
The GenAI v1-Q from RaiderChip brings forth a specialized focus on quantized AI operations, reducing memory requirements significantly while maintaining impressive precision and speed. This innovative accelerator is engineered to execute large language models in real-time, utilizing advanced quantization techniques such as Q4_K and Q5_K, thereby enhancing AI inference efficiency especially in memory-constrained environments. By offering a 276% boost in processing speed alongside a 75% reduction in memory footprint, GenAI v1-Q empowers developers to integrate advanced AI capabilities into smaller, less powerful devices without sacrificing operational quality. This makes it particularly advantageous for applications demanding swift response times and low latency, including real-time translation, autonomous navigation, and responsive customer interactions. The GenAI v1-Q diverges from conventional AI solutions by functioning independently, free from external network or cloud auxiliaries. Its design harmonizes superior computational performance with scalability, allowing seamless adaptation across variegated hardware platforms including FPGAs and ASIC implementations. This flexibility is crucial for tailoring performance parameters like model scale, inference velocity, and power consumption to meet exacting user specifications effectively. RaiderChip's GenAI v1-Q addresses crucial AI industry needs with its ability to manage multiple transformer-based models and confidential data securely on-premises. This opens doors for its application in sensitive areas such as defense, healthcare, and financial services, where confidentiality and rapid processing are paramount. With GenAI v1-Q, RaiderChip underscores its commitment to advancing AI solutions that are both environmentally sustainable and economically viable.
The SCR6 Microcontroller Core is infused with high-performance attributes, optimizing operations for embedded RTOS applications requiring significant computational vigor. This silicon-proven, 64-bit RISC-V processor utilizes a 12-stage superscalar pipeline with out-of-order processing, enabling efficient execution of complex tasks. Complementing its high-precision floating-point unit are innovative cryptographic and bit manipulation extensions, broadening its functional scope across various domains.\n\nThis core supports multicore configurations accommodating up to 8 processors, alongside caches and a PMP unit that validate RTOS functionality. Standard interfaces like AXI4 and JTAG enrich its adaptability for embedded integrations, ensuring compatibility with evolving technology landscapes.\n\nDevelopers in industrial automation, motor control, image processing, and automotive systems benefit from the SCR6’s substantial computational capabilities. Its holistic design caters to advanced smart home and sensor fusion systems, delivering robust power and performance in an efficient, scalable format.
Designed with adaptability in mind, the FPGA-Modul Artix 7A100T-2C leverages the ARTIX-7 FPGA series from AMD to provide a powerful platform for a variety of applications. Its compact size does not compromise on performance or flexibility, making it suitable for both consumer and industrial applications, ranging from data processing to control systems. The module is equipped with essential components such as SDRAM and Flash memory, facilitating rapid data access and reliable storage options. The FPGA itself provides ample logic cells and DSP slices, allowing it to handle complex computing tasks effectively. These features enable developers to design and implement intricate logic and processing tasks directly on the module. With a rich set of I/O options, the Artix 7A100T-2C is capable of interfacing with numerous peripherals, offering a high degree of integration into existing systems. Its architecture is optimized for low power consumption while maintaining high speed and efficiency, making it suitable for battery-operated or power-sensitive applications.
Azurite Core-hub is an innovative processor solution that excels in performance, catering to challenging computational tasks with efficiency and speed. Designed with the evolving needs of industries in mind, Azurite leverages cutting-edge RISC-V architecture to deliver high performance while maintaining scalability and flexibility in design. This processor core stands out for its ability to streamline tasks and simplify the complexities often associated with processor integration. The Azurite Core-hub's architecture is tailored to enhance computation-intensive applications, ensuring rapid execution and robust performance. Its open-source RISC-V base supports easy integration and freedom from vendor lock-in, providing users the liberty to customize their processors according to specific project needs. This adaptability makes Azurite an ideal choice for sectors like AI/ML where high performance is crucial. InCore Semiconductors has fine-tuned the Azurite Core-hub to serve as a powerhouse in the processor core market, ensuring that it meets rigorous performance benchmarks. It offers a seamless blend of high efficiency and user-friendly configurability, making it a versatile asset for any design environment.
The Codasip RISC-V BK Core Series represents a lineup of processor cores that leverage the open standard architecture of RISC-V to deliver highly customizable computational solutions. These cores provide a balance between power efficiency and performance, making them ideal for a broad range of applications, including IoT devices and embedded systems. The BK series cores are designed to be versatile, supporting a variety of operating systems while allowing full customization to meet specific workload demands. This flexibility empowers designers to implement custom instructions and optimize the cores for particular applications without compromising on power budgets. The series is compliant with RISC-V standards, ensuring seamless integration with other RISC-V based solutions.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
The M8051EW expands upon the M8051W's impressive performance by incorporating on-chip debugging capabilities. This microcontroller core offers not only rapid execution but also integrates a JTAG debug port for compatibility with external debugging tools. Additionally, this core is designed with hardware breakpoints and instruction tracebacks, providing full read and write access across all register and memory locations. Such capabilities, together with its fast execution cycle, make it an ideal choice for designs requiring advanced debugging and real-time control.
The RISC-V Core IP from AheadComputing represents a pinnacle of modern processor architecture. Specializing in 64-bit application processors, this IP is designed to leverage the open-standard RISC-V architecture, ensuring flexibility while pushing the boundaries of performance. Its architecture is tailored to deliver outstanding per-core performance, making it ideal for applications requiring significant computational power combined with the benefits of open-source standards. Engineered with efficiency and compatibility in mind, the RISC-V Core IP by AheadComputing caters to a wide array of applications, from consumer electronics to advanced computing systems. It supports the development of highly efficient CPUs that not only excel in speed but also offer scalability across different computing environments. This makes it a highly versatile choice for developers aiming to adopt a powerful yet adaptable processing core. The AheadComputing RISC-V Core IP is also known for its configurability, making it suitable for various market needs and future technological developments. Built on the experience and expertise of its development team, this IP remains at the frontier of innovative processor design, enabling clients to harness cutting-edge computing solutions prepped for next-generation challenges.
The SCR4 Microcontroller Core stands out with its ability to perform floating-point arithmetic, ideal for high-performance, low-power applications. This 32/64-bit RISC-V core integrates a floating-point unit alongside a 5-stage in-order pipeline, supporting atomic operations and optional single and double precision floating-point instructions. Such capabilities make it suitable for applications requiring enhanced mathematical computations, such as sensor hubs and mobile devices.\n\nEquipped with L1 and L2 caches, an MPU unit, and multicore processing capabilities, the SCR4 offers significant improvements in processing efficiency, facilitating real-time execution of various operating systems. Its compatibility with standard interfaces, coupled with sophisticated branch prediction and error-protection features, underscores its versatility across multiple embedded applications.\n\nIndustries such as industrial automation, the IoT, automotive, and smart sensors are prime benefactors of the SCR4's optimized capabilities. Its superior design supports smart home devices and mobile technologies, blending performance and power management into a compact, area-efficient package.
The Rabbit 4000 microprocessor represents a significant escalation in processing capabilities, boasting an impressive 161K gate design and 128-pin configuration. Developed to cater to demanding digital environments, this processor delivers advanced performance alongside flexible deployment options. It is particularly tailored for use in complex systems requiring both potent processing power and diverse interface options, while still adhering to industry standards for adaptability and integration.
Tailored specifically for AI and machine learning requirements at the edge, the SiFive Intelligence X280 brings powerful capabilities to data-intensive applications. This processor line is part of the high-performance AI data flow processors from SiFive, designed to offer scalable vector computation capabilities. Key features include handling demanding AI workloads, efficient data flow management, and enhanced object detection and speech recognition processing. The X280 is equipped with vector processing capabilities that include a 512-bit vector length, single vector ALU VCIX (1024-bit), plus a host of new instructions optimized for machine learning operations. These features provide a robust platform for addressing energy-efficient inference tasks, driven by the need for high-performance yet low-power computing solutions. Key to the X280's appeal is its ability to interface seamlessly with popular machine learning frameworks, enabling developers to deploy models with ease and flexibility. Additionally, its compatibility with SiFive Intelligence Extensions and TensorFlow Lite enhances its utility in delivering consistent, high-quality AI processing in various applications, from automotive to consumer devices.
The SCR5 Application Core represents Syntacore’s entry-level Linux-capable processor, probing the depths of efficient data processing with its RISC-V 32/64-bit infrastructure. The design constitutes a 9-stage in-order pipeline boasting rigorous support for integer and floating-point processing, alongside comprehensive Linux capabilities.\n\nDesigned with an FPU for enhanced arithmetic calculations and multicore clusters supporting up to 4 processors, the SCR5 grants developers the apparatus required for real-time and complex operating system executions. The integration of an MMU, high-capacity caches, and error-protection ensures maintainable execution of critical applications, fostering innovative development in embedded computing.\n\nThe SCR5’s advantageous features come to fruition in fields such as industrial automation, IoT, and wearable devices, crafting solutions to support a spectrum of smart home and automotive systems. The core provides an amalgamation of power efficiency and robust computational capacity, enabling a seamless transition to advanced application processing.
The SCR3 Microcontroller Core is an efficient RISC-V processor tailored for embedded applications that demand high performance in power-sensitive environments. This 32/64-bit microcontroller-class core features a sophisticated 5-stage in-order pipeline with support for atomic instructions, compressed extensions, and integer multiplication and division. The design is enriched with a dynamic branch predictor and supports up to 4-core symmetric multiprocessing for improved performance and memory coherency.\n\nThe SCR3's memory architecture includes tightly coupled memory (TCM) with error correction features, L1/L2 caches, and a configurable memory protection unit that supports various privilege modes. A robust interrupt system is facilitated by industry-standard interfaces such as AHB, AXI4, and JTAG, making it a powerhouse for real-time operating systems and heterogeneous cluster integration.\n\nApplications of the SCR3 core expand into industrial automation, IoT, smart meters, and storage devices. The processor's optimization for energy efficiency, small area, and high performance addresses the unique requirements of these fields, ensuring smooth operation of automation systems, smart home applications, and automotive systems.
The SiFive Performance family represents a new benchmark in computing efficiency and performance. These RISC-V processors are aimed at addressing the demands of modern workloads, including web servers, multimedia processing, networking, and storage in data centers. With its high throughput, out-of-order cores ranging from three-wide to six-wide configurations, and dedicated vector engines for AI tasks, the SiFive Performance family promises remarkable energy and area efficiency. This not only enables high compute density but also reduces costs and energy consumption, making it an optimal choice for contemporary data center applications. A hallmark of the Performance family is its scalability for various applications, including mobile, consumer, and edge infrastructure. The portfolio includes a range of models like the six-wide, out-of-order P870 core, capable of scaling up to a 256-core cluster, and the P650, known for its four-issue, out-of-order architecture supporting up to a 16-core cluster. Furthermore, the family includes the P550 series, which sets standards with its three-issue, out-of-order design, offering superior performance in an energy-efficient footprint. In addition to delivering exceptional computing power, the SiFive Performance processors excel in scenarios where power, footprint, and cost are crucial factors. With the potential for configurations up to 512 cores, these processors are designed to meet the growing demand for high-performance computing across multiple sectors.
An evolution of the Y180, the Y180S offers a safe-state version of its predecessor, encompassing approximately 10K gates. This enhanced version is tailored for applications where safety and state retention are critical, maintaining all the beneficial features of the Y180 while incorporating additional safety mechanisms. Its architecture remains compatible with Z80 instruction sets, ensuring consistent integration across platforms necessitating reliable and secure processing.
The Y8002 microprocessor is a replication of a known Zilog device, with a gate count of approximately 15K. Designed to offer consistent performance aligned with Zilog's benchmarks, it supports projects requiring both reliability and compatibility with Zilog's infrastructure. Its gate efficiency and operational familiarity make it an optimal choice for tasks needing precision alongside established interface standards.
StarFive's Tianqiao-80 CPU stands as a model of efficiency optimized for high-performance applications. With a design tailored for scenarios such as desktop computing and mobile technology, this 64-bit RISC-V CPU core integrates seamlessly into environments requiring swift data processing and the ability to manage complex workloads efficiently. The CPU offers comprehensive optimization to handle varying computational tasks with impressive energy efficiency. It integrates 64-bit architecture and is specially designed to leverage performance in AI and automotive applications, providing robust support for modern mobile and AI-driven ecosystems. The Tianqiao-80 is engineered to minimize power consumption while maximizing throughput, resulting in reduced operational costs and prolonged device lifespans, offering users a seamless balance of speed, energy consumption, and output efficiency.
The Y51 processor utilizes the 8051 Instruction Set Architecture, operating with a 2-clock machine cycle for streamlined execution. This design is optimized for tasks that require swift, efficient instruction handling while maintaining architectural simplicity. The balanced configuration facilitates rapid processing, making it suitably versatile for various embedded systems that benefit from the established 8051 architecture.
WiseEye2 AI Solution by Himax revolutionizes edge computing in AI applications with its unique blend of an ultralow power CMOS image sensor and the HX6538 AI microcontroller. This solution is specifically engineered for battery-powered applications that require continuous operation, yet consume minimal power. The HX6538 microcontroller boasts unmatched power efficiency and performance gains, driven by its ARM-based architecture sporting Cortex M55 CPU and Ethos U55 NPU. This enables highly complex and accurate AI computations to be made directly at the endpoint, without exorbitant power usage.<br> <br> In terms of security and functionality, the WiseEye2 incorporates sophisticated cryptography engines and a layered power management system. These features ensure the solution not only processes data efficiently but also safeguards sensitive information. Its prowess in executing intricate AI models and seamless sensor fusion makes it an ideal player in the AIoT landscape, powering intelligent devices across various verticals from smart home solutions to advanced security systems.<br> <br> Himax's WiseEye2 thus extends its capabilities beyond typical AI solutions, facilitating continuous, real-time processing that is both resource-conservative and remarkably thorough. This blend of low-energy operation with high computational capability positions WiseEye2 as a frontline solution in the push towards smarter, more secure IoT ecosystems.
The Rabbit 2000 microprocessor is a compact yet powerful design consisting of 19K gates and supports 100 pins. Tailored for seamless integration across various technologies, this microprocessor offers platform independence that ensures high adaptability in design implementation. It exemplifies a balanced architecture, achieving efficient performance while maintaining modest resource usage, making it ideal for a range of applications requiring robust control and processing capabilities.
The RV32EC_P2 Processor Core is a compact, high-efficiency RISC-V processor designed for low-power, small-scale embedded applications. Featuring a 2-stage pipeline architecture, it efficiently executes trusted firmware. It supports the RISC-V RV32E base instruction set, complemented by compression and optional integer multiplication instructions, greatly optimizing code size and runtime efficiency. This processor accommodates both ASIC and FPGA workflows, offering tightly-coupled memory interfaces for robust design flexibility. With a simple machine-mode architecture, the RV32EC_P2 ensures swift data access. It boasts extended compatibility with AHB-Lite and APB interfaces, allowing seamless interaction with memory and I/O peripherals. Designed for enhanced power management, it features an interrupt system and clock-gating abilities, effectively minimizing idle power consumption. Developers can benefit from its comprehensive toolchain support, ensuring smooth firmware and virtual prototype development through platforms such as the ASTC VLAB. Further distinguished by its vectored interrupt system and support for application-specific instruction sets, the RV32EC_P2 is adaptable to various embedded applications. Enhancements include wait-for-interrupt commands for reduced power usage during inactivity and multiple timer interfaces. This versatility, along with integrated GNU and Eclipse tools, makes the RV32EC_P2 a prime choice for efficient, low-power technology integrations.
EverOn offers a silicon-proven Single Port Ultra Low Voltage (ULV) SRAM solution, providing up to 80% dynamic power savings and up to 75% static power reductions when operated within its voltage range of 0.6V to 1.21V. This high-performing SRAM meets the needs of cutting-edge applications, with cycle times as low as 20MHz at its minimum voltage, scaling up to over 300MHz. Its innovation lies in achieving remarkable power reductions while maintaining flexibility for applications in wearables and IoT, ensuring that devices remain functional across a wide range of power conditions.
At the pinnacle of the Rabbit microprocessor line is the Rabbit 6000, featuring an expansive 760K gate architecture paired with a 292-pin configuration. Designed for cutting-edge technology demands, this processor excels in environments that require maximum performance, reliability, and integration. Whether for ambitious digital projects or high-performance computing solutions, the Rabbit 6000 offers unparalleled processing power and design flexibility, assuring adaptability across multiple platforms and systems.
The DQ80251 is a revolutionary microcontroller core, executing instructions with an ultra-high-performance quad-pipelined architecture. This core is optimized for both 16-bit and 32-bit embedded applications, offering unmatched speed and reliability. It supports classic 8051 instruction compatibility while pushing the limits with enhancements that accelerate processing power significantly. With a small gate size of 13,500 and the ability to handle 8MB code space, the DQ80251 core also climbs to a performance level of 75.08 DMIPS, making it a vital component in applications demanding quick data processing.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!